Page 1
www.jxlcd.com
www.jxlcd.com
Page 2
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
- CONTENTS -
REVISION HISTORY
1. GENERAL DESCRIPTION
1.1 OVERVIEW
1.2 FEATURES
1.3 APPLICATION
1.4 GENERAL SPECIFICATIONS
1.5 MECHANICAL SPECIFICATIONS
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
2.2.2 BACKLIGHT UNIT
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
3.2 BACKLIGHT UNIT
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
4.2 BACKLIGHT UNIT
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
5.2 BACKLIGHT UNIT
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
5.4 COLOR DATA INPUT ASSIGNMENT
5.5 EDID DATA STRUCTURE
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
6.2 POWER ON/OFF SEQUENCE
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
7.2 OPTICAL SPECIFICATIONS
8. PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
8.2 SAFETY PRECAUTIONS
9. DEFINITION OF LABELS
9
.1 CMO MODULE LABEL
9.2 CMO CARTON LABEL
www.jxlcd.com
www.jxlcd.com
10. PACKAGING
10
.1 Packing Specification
10.2 Packing Method
2 / 27
Version 2.1
Page 3
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
Version Date
0.0
1.0
1.1
1.2
1.3
2.0
2.1
“
“
“
“
Aug,05,’04
Oct,21,’04
Oct.29,’04
“
“
“
Nov.17,’04
Nov.30,’04
“
Dec.23,’04
Apr.11,’05
“
“
“
“
www.jxlcd.com
www.jxlcd.com
Page
(New)
All
4
8
14
“
“
“
4
6 & 7
13
8
18
18
“
“
21
26 & 27
REVISION HISTORY
Section Description
Tentative specification was first issued.
All
1.5
3.2
7.1
7.2
1.4
3.1
5.5
3.2
7.2
7.2
note 4
Figure
10-1,2
Modified weight
Modified note 6
Inverter current →Lamp current
Modify response time
Modify Color Chromaticity
“
Modify viewing angle
“
Change to Hard coating (2H), Glare type
Add Power per EBL WG
Add EDID code data
Operating Frequency Typ.60→Typ.50
Modified Color Chromaticity
Response time Max Tr 10ms, Tf 16ms
Luminance of white change to Center luminance of white
“
Contrast Ratio min 350 max 500
“
Change to center luminance of white
Updated packing method drawing
3 / 27
Version 2.1
Page 4
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N140A1 - L01 is a 14.0” TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins
LVDS interface. This module supports 1280 x 768 XGA mode and can display 262,144 colors. The optimum
viewing angle is at 6 o’clock direction. The inverter module for Backlight is not built in.
1.2 FEATURES
- Thin and Light Weight
- XGA (1280 x 768 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
Approval
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 305.28(H) X 183.168(V) mm
Bezel Opening Area 308.48 (H) x 186.37 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1280 x R.G.B. x 768 pixel Pixel Pitch 0.2385 (H) x 0.2385 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment Hard coating (2H), Glare type - -
1.5 MECHANICAL SPECIFICATIONS
Module Size
www.jxlcd.com
www.jxlcd.com
Item Min. Typ. Max. Unit Note
Horizontal(H) 315.5 320 320.5 mm
Vertical(V) 198.7 199 199.3 mm
Depth(D) -- 5.2 5.5 mm
Weight 395 410 425 g -
(1)
(1)
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
4 / 27
Version 2.1
Page 5
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta ≦ 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The ambient temperature means the temperature of panel surface.
Note (3) 2ms, half sine wave, 1 times for ± X, ± Y, ± Z.
- 200 G (3), (5)
NOP
- 2.0 G (4), (5)
NOP
Min. Max.
Value
Unit Note
Note (4) 10 ~ 500 ~ 10 Hz, Sweep rate 10min, 30min for X, Y, Z. The fixing condition is shown as below:
Side Mount Fixing Screw
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough
www.jxlcd.com
www.jxlcd.com
so that the module would not be twisted or bent by the fixture.
2.2 ELECTRICAL ABSOLUTE RATINGS
gap=2mm
Relative Humidity (%RH)
Bracket
100
90
80
60
LCD Module
Side Mount Fixing Screw
Stage
Operating Range
40
20
Storage Range
5
8060 -20 400 20-40
Temperature (ºC)
5 / 27
Version 2.1
Page 6
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
2.2.1 TFT LCD MODULE
Item Symbol
Min. Max.
Power Supply Voltage VCC -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCC+0.3 V
2.2.2 BACKLIGHT UNIT
Item Symbol
Lamp Voltage VL - 2.5K V
Lamp Current IL - 7.5 mA
Lamp Frequency FL - 80 KHz
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
Note (2) Specified values are for lamp (Refer to 3.2 for further information).
Min. Max.
Value
Value
Unit Note
(1)
Unit Note
(1), (2), IL = 6.0 mA
RMS
RMS
(1), (2)
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V Ripple Voltage VRP - - 100 mV Rush Current I
Power Supply Current
www.jxlcd.com
www.jxlcd.com
Logical Input Voltage
White - 300 340 mA (3)a
Black
“H” Level VIL - - +100 mV “L” Level V
- - 1.5 A (2)
RUSH
lcc
-100 - - mV -
IH
- 360 410 mA (3)b
Terminating Resistor RT - 100 - Ohm Power per EBL WG P
- TBD - W (4)
EBL
Note (1) The module should be always operated within above ranges.
Note (2) Measurement Conditions:
+3.3V
Q1 2SK1475
R1
47K
(High to Low)
(Control Signal)
SW
+12V
C1
1uF
VR1
R2
1K
47K
0.01uF
Q2
2SK1470
C2
Value
FUSE
C3
1uF
Unit Note
Vcc
(LCD Module Input)
6 / 27
Version 2.1
Page 7
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
Vcc rising time is 470us
+3.3V
0.9Vcc
0.1Vcc
GND
470us
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
Hz, whereas a power dissipation check pattern below is displayed.
Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input
a. White Pattern
www.jxlcd.com
www.jxlcd.com
Active Area
power. Test conditions are as follows.
(a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file
= 60 Hz,
v
b. Black Pattern
Active Area
= 60
v
“Flat Panel Display Monitor Setup Patterns”, FPDMSU.ppt.
(c) Luminance: 60 nits.
(d) The inverter used is provided from O2Micro (www.o2micro.com). Please contact O2Mirco for detail
information. CMO doesn’t provide the inverter in this product.
7 / 27
Version 2.1
Page 8
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
3.2 BACKLIGHT UNIT Ta = 25 ± 2 ºC
Parameter Symbol
Lamp Input Voltage VL 612 680 748 V
Lamp Current IL 2.0 6.0 6.5 mA
Lamp Turn On Voltage VS
Operating Frequency FL 40 50 67 KHz (3)
Lamp Life Time LBL 10,000 --- --- Hrs (5)
Power Consumption PL --- 4.08 --- W (4), IL = 6.0 mA
Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:
Min. Typ. Max.
--- --- 1380 (25
--- --- 1570 (0
Value
o
C) V
o
C) V
Unit Note
I
RMS
RMS
(2)
RMS
(2)
RMS
= 6.0 mA
L
(1)
Note (2) The voltage shown above should be applied to the lamp for more than 1 second after startup.
Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the
Note (4) P
Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition
LCD
Module
Otherwise the lamp may not be turned on.
display, and this may cause line flow on the display. In order to avoid interference, the lamp
frequency should be detached from the horizontal synchronous frequency and its harmonics as far
as possible.
= IL ×VL
L
www.jxlcd.com
www.jxlcd.com
Ta = 25 ±2
(a) When the brightness becomes or lower than 50% of its original value.
(b) When the effective ignition length becomes or lower than 80% of its original value. (Effective
ignition length is defined as an area that has less than 70% brightness compared to the
o
C and IL = 6.5 mArms until one of the following events occurs:
HV (Pink)
LV (White)
1
2
Current Meter
Inverter
A
brightness in the center point.)
Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the
inverter must have specifications for the modularized lamp. The performance of the Backlight,
such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for
the lamp. All the parameters of an inverter should be carefully designed to avoid producing too
much current leakage from high voltage output of the inverter. When designing or ordering the
inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the
inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module
should be operated in the same manners when it is installed in your instrument.
The output of the inverter must have symmetrical (negative and positive) voltage waveform and
symmetrical current waveform.(Unsymmetrical ratio is less than 5%) Please do not use the inverter
8 / 27
Version 2.1
Page 9
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may
produce interface with horizontal synchronous frequency and as a result this may cause beat on the
display. Therefore lamp frequency shall be as away possible from the horizontal synchronous
frequency and from its harmonics in order to prevent interference.
Requirements for a system inverter design, which is intended to have a better display performance, a
better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its
leakage current.
a. The asymmetry rate of the inverter waveform should be 5% below.
b. The distortion rate of the waveform should be within √2 ± 10%.
c. The ideal sine wave form shall be symmetric in positive and negative polarities.
I p
I -p
www.jxlcd.com
www.jxlcd.com
* Asymmetry rate:
| I
* Distortion rate
I
– I –p | / Max (I p , I –p) * 100%
p
(or I –p) / I
p
rms
9 / 27
Version 2.1
Page 10
4. BLOCK DIAGRAM
)
4.1 TFT LCD MODULE
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
Rxin0(+/-)
Rxin1(+/-)
Rxin2(+/-)
(JAE-FI-XB30SL-HF10)
CLK(+/-)
Vcc
GND
Data
EDID
CLK
EDID
V
EDID
VL
LAMP CONNECTOR
4.2 BACKLIGHT UNIT
www.jxlcd.com
www.jxlcd.com
TIMING CONTROLLER
INPUT CONNECTOR
DC/DC CONVERTER &
REFERENCE VOLTAGE
(JST-BHSR-02VS-1)
LVDS INPUT /
GENERATOR
EDID
EEPROM
SCAN DRIVER IC
TFT LCD PANEL
(1280xR.G.B.x768)
DATA DRIVER IC
BACKLIGHT UNIT
1 HV (Pink)
2 LV (White
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Vss Ground
2 Vcc Power Supply +3.3 V (typical)
3 Vcc Power Supply +3.3 V (typical)
4 V
5 NC Non-Connection
6 CLK
7 DATA
8 Rxin0- LVDS Differential Data Input Negative
9 Rxin0+ LVDS Differential Data Input Positive
10 Vss Ground
11 Rxin1- LVDS Differential Data Input Negative
12 Rxin1+ LVDS Differential Data Input Positive
13 Vss Ground
14 Rxin2- LVDS Differential Data Input Negative B2~B5, DE, Hsync, Vsync
DDC 3.3V Power DDC 3.3V Power
EDID
DDC Clock DDC Clock
EDID
DDC Data DDC Data
EDID
R0~R5,G0
-
G1~G5, B0, B1
-
10 / 27
Version 2.1
Page 11
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
15 Rxin2+ LVDS Differential Data Input Positive
16 Vss Ground
17 CLK- LVDS Clock Data Input Negative
18 CLK+ LVDS Clock Data Input Positive
19 Vss Ground
20 NC Non-Connection
21 NC Non-Connection
22 NC Non-Connection
23 NC Non-Connection
24 NC Non-Connection
25 NC Non-Connection
26 NC Non-Connection
27 NC Non-Connection
28 NC Non-Connection
29 NC Non-Connection
30 NC Non-Connection
Note (1) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent
Note (2) User’s connector Part No: FI-X30C2L or equivalent
LVDS Level Clock
Approval
Note (3) The first pixel is even.
5.2 BACKLIGHT UNIT
Pin Symbol Description Color
1 HV High Voltage Pink
2 LV Ground White
Note (1) Connector Part No.: JST- BHSR-02VS-1 or equivalent
Note (2) User’s connector Part No.: SM02B-BHSS-1-TB or equivalent
5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL
CLK+
Rxin2
Rxin1
Rxin0
www.jxlcd.com
www.jxlcd.com
T/7
IN20 IN19 IN18 IN17 IN16 IN15 IN14
DE B5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11 IN10 IN9 IN8 IN7
B1 G4 G3 G2 G1 B0 G5
IN6 IN5 IN4 IN3 IN2 IN1 IN0
G0 R3 R2 R1 R0 R5 R4
Version 2.1
Signal for 1 DCLK Cycle (T)
11 / 27
Page 12
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
5.4 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for
the color. The higher the binary input, the brighter the color. The table below provides the assignment of
color versus data input.
Data Signal
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)
:
:
Red(61)
Red(62)
Red(63)
Green(0)/Dark
Green(1)
Green(2)
:
:
Green(61)
www.jxlcd.com
www.jxlcd.com
Green(62)
Green(63)
Blue(0)/Dark
Blue(1)
Blue(2)
:
:
Blue(61)
Blue(62)
Blue(63)
0
1
0
0
0
1
1
1
0
0
0
:
:
1
1
1
0
0
0
:
:
0
0
0
0
0
0
:
:
0
0
0
Red Green Blue
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
1
1
1
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
:
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
1
1
1
0
1
0
0
0
:
:
0
0
0
0
0
0
:
:
0
0
0
0
1
0
:
:
1
0
1
12 / 27
Version 2.1
Page 13
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
5.5 EDID DATA STRUCTURE
The EDID (Extended Display Identification Data) data formats are to support displays as defined in the
VESA Plug & Display and FPDI standards.
Byte #
(decimal)
0 0 Header , Fixed
1 1 Header , Fixed
2 2 Header , Fixed
3 3 Header , Fixed
4 4 Header , Fixed
5 5 Header , Fixed
6 6 Header , Fixed
7 7 Header , Fixed
8 8
9 9
10 0A Product code 1403, (hex, LSB first)
11 0B Product code 1403, (hex, LSB first)
12 0C 32-bit serial # Unused(01h for VESA, 00h for SPWG)
13 0D 32-bit serial # Unused(01h for VESA, 00h for SPWG)
14 0E 32-bit serial # Unused(01h for VESA, 00h for SPWG)
15 0F 32-bit serial # Unused(01h for VESA, 00h for SPWG)
16 10 Week of manufacture 1 - 53 (unused: 00h) : 02h fixed by CMO
17 11
18 12 Version=1
19 13 Revision=3
20 14 Digital
21 15 Active area horizontal 30.53cm
22 16 Active area vertical 18.32cm
23 17 gamma * 100-100 = 2.2*100-100=120
24 18 Feature support (no DPMS, Active off, RGB, Preferred Timing Mode)
25 19 Rx1 Rx0 Ry1 Ry0 Gx1 Gx0 Gy1 Gy0
26 1A Bx1 Bx0 By1 By0 Wx1 Wx0 Wy1 Wy0
27 1B Rx=0.589
28 1C Ry=0.338
29 1D Gx=0.320
30 1E Gy=0.535
31 1F Bx=0.155
32 20 By=0.134
33 21 Wx=0.313
34 22 Wy=0.329
35 23 Not supported
36 24 Not supported
37 25 No manufacturer's specific timing
Byte # Byte # Field Name and Comments Value Value
Byte #
(hex)
www.jxlcd.com
www.jxlcd.com
Field Name and Comments
EISA Mfg. Code LSB 3 character in compressed ASCII: "CMO" -> 0D
AF
EISA Mfg. Code LSB 3 character in compressed ASCII: "CMO" -> 0D
AF
Year of manufacture year - 1990(unsed:00h) : 0Dh (Year 2004) fixed by
CMO
Value
(hex)
00
FF
FF
FF
FF
FF
FF
00
0D
AF
03
14
00
00
00
00
02
0D
01
03
80
1F
12
78
0A
E0
D5
96
56
52
89
27
22
50
54
00
00
00
Value
(binary)
00000000
11111111
11111111
11111111
11111111
11111111
11111111
00000000
00001101
10101111
00000011
00010100
00000000
00000000
00000000
00000000
00000010
00001101
00000001
00000011
10000000
00011111
00010010
01111000
00001010
11100000
11010101
10010110
01010110
01010010
10001001
00100111
00100010
01010000
01010100
00000000
00000000
00000000
13 / 27
Version 2.1
Page 14
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
(decimal) (hex) (hex) (binary)
38 26 01h: Blank
39 27 01h: Blank
40 28 01h: Blank
41 29 01h: Blank
42 2A 01h: Blank
43 2B 01h: Blank
44 2C 01h: Blank
45 2D 01h: Blank
46 2E 01h: Blank
47 2F 01h: Blank
48 30 01h: Blank
49 31 01h: Blank
50 32 01h: Blank
51 33 01h: Blank
52 34 01h: Blank
53 35 01h: Blank
54 36 Pixel clock/10000(LSB first)
55 37 71MHz/10000 = 7100 = 1BBCh
56 38 HActive(D7-D0) = 1280 mod 256
57 39 HBlank(D7-D0) = 160 mod 256
58 3A HActive(D11-D8) : HBlank(D11-D8) = 1280/256 : 160/256
59 3B VActive(D7-D0) = 768 mod 256
60 3C VBlank(D7-D0) = 55 mod 256
61 3D VActive(D11-D8) : VBlank(D11-D8) = 768/256 : 55/256
62 3E HSyncOffset(D7-D0) = HBorder+HFrontPorch = 48
63 3F HSyncWidth(D7-D0) = 32
64 40 VSyncOffset(D3-D0) : VSyncWidth(D3-D0)
65 41
66 42 HImageSize(mm, D7-D0) = 305 mod 256
67 43 VImageSize(mm, D7-D0) = 183 mod 256
68 44 HImageSize(D11-D8) : VImageSize(D11-D8) = 305/256 : 183/256
69 45 Hborder=0
70 46 Vborder=0
71 47 Non-interlaced, Normal Display, Digital separate
72 48
73 49
74 4A
75 4B
76 4C
77 4D
78 4E
79 4F
80 50
81 51
Byte # Byte # Field Name and Comments Value Value
www.jxlcd.com
www.jxlcd.com
H sync offset : H sync pulse width : V sync offset : V sync width (”48 :
32 : 3 : 6”)
Detailed timing description # 2
# 2 Flag
# 2 Reserved
# 2 FE (hex) defines ASCII string (Model Name “N140A1”,
ASCII)
# 2 Flag
st
# 2 1
character of string (“N”)
nd
# 2 2
character of string (“1”)
rd
# 2 3
character of string (“4”)
th
# 2 4
character of string (“0”)
th
# 2 5
character of string (“A”)
01
01
01
01
01
01
01
01
01
01
01
01
01
01
01
01
BC
1B
00
A0
50
00
37
30
30
20
36
00
31
B7
10
00
00
18
00
00
00
FE
00
4E
31
34
30
41
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
00000001
10111100
00011011
00000000
10100000
01010000
00000000
00110111
00110000
00110000
00100000
00110110
00000000
00110001
10110111
00010000
00000000
00000000
00011000
00000000
00000000
00000000
11111110
00000000
01001110
00110001
00110100
00110000
01000001
14 / 27
Version 2.1
Page 15
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
(decimal) (hex) (hex) (binary)
82 52
83 53
84 54
85 55
86 56
87 57
88 58
89 59
90 5A
91 5B
92 5C
93 5D
94 5E
95 5F
96 60
97 61
98 62
99 63
100 64
101 65
102 66
103 67
104 68
105 69
106 6A
107 6B
108 6C
109 6D
110 6E
111 6F
112 70
113 71
114 72
115 73
116 74
117 75
118 76
119 77
120 78
121 79
122 7A
123 7B
124 7C
125 7D
126 7E
127 7F One-byte checksum of entire 128 bytes EDID equals 00h.
www.jxlcd.com
www.jxlcd.com
th
# 2 6
character of string (“1”)
# 2 New line character # 2 indicates end of ASCII string
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
Detailed timing description # 3
# 3 Flag
# 3 Reserved
# 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
# 3 Flag
st
# 3 1
character of string (“C”) 43
nd
# 3 2
character of string (“M”) 4D
rd
# 3 3
character of string (“O”) 4F
# 3 New line character # 3 indicates end of ASCII string 0A
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
# 3 Padding with “Blank” character 20
Detailed timing description # 4 00
# 4 Flag 00
# 4 Reserved 00
# 4 FC (hex) defines Monitor name (Model Name“N140A1-L01”,
ASCII)
# 4 Flag 00
st
# 4 1
character of name (“N”) 4E
nd
# 4 2
character of name (“1”) 31
rd
# 4 3
character of name (“4”) 34
th
# 4 4
character of name (“0”)
th
# 4 5
character of name (“A”)
th
# 4 6
character of name (“1”)
th
# 4 7
character of name (“-”) 2D
th
# 4 8
character of name (“L”) 4C
th
# 4 9
character of name (“0”) 30
th
# 4 9
character of name (“1”) 31
# 4 New line character # 4 indicates end of ASCII string 0A
# 4 Padding with “Blank” character 20
# 4 Padding with “Blank” character 20
Extension flag 00
31
0A
20
20
20
20
20
20
00
00
00
FE
00
FC
30
41
31
17
00110001
00001010
00100000
00100000
00100000
00100000
00100000
00100000
00000000
00000000
00000000
11111110
00000000
01000011
01001101
01001111
00001010
00100000
00100000
00100000
00100000
00100000
00100000
00100000
00100000
00100000
00000000
00000000
00000000
11111100
00000000
01001110
00110001
00110100
00110000
01000001
00110001
00101101
01001100
00110000
00110001
00001010
00100000
00100000
00000000
00010111
15 / 27
Version 2.1
Page 16
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
6. INTERFACE TIMING
6.1 INPUT SIGNAL TIMING SPECIFICATIONS
The specifications of input signal timing are as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max. Unit Note
DCLK Frequency 1/Tc 68.25 80 MHz -
Vertical Total Time TV 790 TH -
DE
Vertical Addressing Time TVD 768 TH -
Horizontal Total Time TH 1440 Tc -
Horizontal Addressing Time THD 1280 Tc -
www.jxlcd.com
www.jxlcd.com
16 / 27
Version 2.1
Page 17
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
DE
DCLK
TC
DE
DATA
6.2 POWER ON/OFF SEQUENCE
Power Supply
for LCD, Vcc
- Interface Signal
(LVDS Signal of
Transmitter), V
- Power for Lamp
0V
www.jxlcd.com
www.jxlcd.com
0V
I
10%
INPUT SIGNAL TIMING DIAGRAM
Power On
90%
t1
Valid Data
ONOFF OFF
Power Off
90%
t6 t5
50%50%
T
HD
Restart
10%
t3 t2
t4
Timing Specifications:
0.5< t1 ≦ 10 msec
0 < t2 ≦ 50 msec
0 < t3 ≦ 50 msec
t4 ≧ 500 msec
t5 ≧ 200 msec
t6 ≧ 200 msec
Note (1) Please avoid floating state of interface signal at invalid period.
Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
17 / 27
Version 2.1
Page 18
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight inverter power must be turned off before the power supply
for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time had better to follow
t7 ≧ 5 msec
7. OPTICAL CHARACTERISTICS
7.1 TEST CONDITIONS
Item Symbol Value Unit
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
Inverter Current IL 6 mA
Inverter Driving Frequency FL 60 KHz
Inverter H05-4915
The relative measurement methods of optical characteristics are shown in 6.2. The following items
25±2
50±10
o
C
%RH
should be measured under the test conditions described in 6.1 and stable environment shown in Note (6).
7.2 OPTICAL SPECIFICATIONS
Item Symbol Condition Min. Typ. Max. Unit Note
www.jxlcd.com
Response Time
www.jxlcd.com
White Variation
Cross Talk CT
Center Luminance of White
Contrast Ratio CR 350 500 - - (2), (6)
Red
Color
Chromaticity
Viewing Angle
Green
Blue
White
Horizontal
Vertical
TR - 5 10 ms
T
F
δW
L 160 200 - cd/m
Rx 0.590 Ry 0.340 Gx 0.317 Gy 0.541 Bx 0.150 -
By 0.134 Wx 0.313 Wy
θx+
θ
-
x
θY+
θ
-
Y
=0°, θY =0°
θ
x
θ
=0°, θY =0°
x
BM-5A
θ
=0°, θY =0°
x
CS-1000T
CR≥10
BM-5A
- 11 16 ms
- - 1.4 - (6), (7)
- - 3.0 % (5), (6)
TYP
-0.03
0.329
40 45
40 45
15 20
40 45
TYP
+0.03
Deg.
(3)
2
(4), (6)
(1), (6)
-
18 / 27
Version 2.1
Page 19
Note (1) Definition of Viewing Angle (θx, θy):
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
Note (2) Definition of Contrast Ratio (CR):
θX- = 90º
6 o’clock
θ
y- = 90º
The contrast ratio can be calculated by the following expression.
x-
y-
Normal
θx = θy = 0º
θy- θy+
θx−
θx+
y+
12 o’clock direction
θ
y+ = 90º
x+
θX+ = 90º
Contrast Ratio (CR) = L63 / L0
L63: Luminance of gray level 63
www.jxlcd.com
L 0: Luminance of gray level 0
www.jxlcd.com
CR = CR (5)
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (7).
Note (3) Definition of Response Time (T
100%
90%
Optical
Response
10%
0%
R
T
R
, TF):
Time
T
F
19 / 27
Version 2.1
Page 20
Note (4) Definition of Center Luminance of White (L):
A
A
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
Measure the luminance of gray level 63 at center point
L = L (5)
L (5) is corresponding to the luminance of the point 5 at Figure in Note (7).
Note (5) Definition of Cross Talk (CT):
CT = | Y
Where:
Y
A, L
Y
A, D
(0, 0)
(D/8,W/2)
(D/2,7W/8)
– YA | / YA × 100 (%)
B
= Luminance of measured location without gray level 0 pattern (cd/m2)
Y
A
Y
= Luminance of measured location with gray level 0 pattern (cd/m2)
B
ctive Area
Gray 32
Y
A, U
Y
A, R
(D,W)
(D/2,W/8)
(7D/8,W/2)
(D/4,W/4)
Y
(D/8,W/2)
B, L
Y
(D/2,7W/8)
B, D
(0, 0)
ctive Area
Gray 0
Gray 32
Y
B, U
Y
B, R
(3D/4,3W/4)
(D,W)
(D/2,W/8)
(7D/8,W/2)
Note (6) Measurement Setup:
www.jxlcd.com
www.jxlcd.com
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt
temperature change during measuring. In order to stabilize the luminance, the measurement
should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
LCD Panel
Center of the Screen
500 mm
BM-5A
CS-1000T
Field of View = 2º
Light Shield Room
(Ambient Luminance < 2 lux)
20 / 27
Version 2.1
Page 21
Note (7) Definition of White Variation (δW):
Measure the luminance of gray level 63 at 5 points
δW = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
W
W/4
W/2
3W/4
Vertical Line
www.jxlcd.com
www.jxlcd.com
Horizontal Line
D
D/4 D/2 3D/4
12
X
: Test Point
X=1 to 5
3
5
4
Active Area
21 / 27
Version 2.1
Page 22
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
8. PRECAUTIONS
8.1 ASSEMBLY AND HANDLING PRECAUTIONS
(1) Do not apply rough force such as bending or twisting to the module during assembly.
(2) To assemble or install module into user’s system can be only in clean working areas. The dust and oil
may cause electrical short or worsen the polarizer.
(3) It’s not permitted to have pressure or impulse on the module because the LCD panel and Backlight will
be damaged.
(4) Always follow the correct power sequence when LCD module is connecting and operating. This can
prevent damage to the CMOS LSI chips during latch-up.
(5) Do not pull the I/F connector in or out while the module is operating.
(6) Do not disassemble the module.
(7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and
easily scratched.
(8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage
LCD module when it is operating.
(9) High temperature or humidity may reduce the performance of module. Please store LCD module within
the specified storage conditions.
(10) When ambient temperature is lower than 10ºC may reduce the display quality. For example, the
response time will become slowly, and the starting voltage of CCFL will be higher than room
temperature.
www.jxlcd.com
8.2 SAFETY PRECAUTIONS
(1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
(2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In
case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
(3) After the module’s end of life, it is not harmful in case of normal operation and storage.
www.jxlcd.com
22 / 27
Version 2.1
Page 23
9. DEFINITION OF LABELS
9.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following
explanation.
N140A1 - L01 Rev. XX
CHI MEI
OPTOELECTRONICS
MADE IN TAIWAN
X X X X X X X Y M D L N N N N
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
E207943
MADE IN TAIWAN
Lead free
(a) Model Name: N140A1 - L01
(b) Revision: Rev. XX: ES : A1, A2, A3,…, etc.
CS & MP : C1, C2, C3,…,etc.
Note: It will happen that revision code changed without product changed in developing duration because
of CMO internal stage change, for example: AX Æ B1, BX Æ C1.
(c) Serial ID: X X
www.jxlcd.com
www.jxlcd.com
X X X X X Y M D L N N N N
Serial No.
Product Line
Year, Month, Date
CMO Internal Use
Revision
CMO Internal Use
Serial ID includes the information as below:
(a) Manufactured Date: Year: 0 ~ 9, for 2000 ~ 2009.
Month: 1 ~ 9, A ~ C, for Jan. ~ Dec.
Day: 1 ~ 9, A ~ Y, for 1
(b) Revision Code: cover all the changes.
(c) Serial No.: Manufacturing sequence of product.
(d) Product Line: 1 -> Line1, 2 -> Line 2, …etc.
Version 2.1
st
to 31st, exclude I, O and U.
23 / 27
Page 24
9.2 CMO CARTON LABEL
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
www.jxlcd.com
www.jxlcd.com
Lead free
24 / 27
Version 2.1
Page 25
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
10. PACKAGING
10.1 PACKING SPECIFICATIONS
(1) 20 LCD modules / 1 Box
(2) Box dimensions : 500(L) X 400(W) X 330(H) mm
(3) Weight : approximately 11.2Kg (20 modules per box)
10.2 PACKING METHOD
(1)Carton Packing should have no failure in the following reliability test items.
Test Item Test Conditions Note
Vibration Random, 2-200 Hz, follow ISTA standard Non Operation
Dropping Test 1 Angle, 3 Edge, 6 Face, 60cm Non Operation
Approval
www.jxlcd.com
www.jxlcd.com
Figure. 10-1 Packing method
25 / 27
Version 2.1
Page 26
Issued Date: Apr. 11, 2005
Model No.: N140A1 - L01
Approval
www.jxlcd.com
www.jxlcd.com
Figure. 10-2 Packing method
26 / 27
Version 2.1
Page 27
www.jxlcd.com
www.jxlcd.com
Loading...