N101L7-L01 is a 10.06” TFT Liquid Crystal Display module with LED Backlight unit and 40 pins
LVDS interface. This module supports 1024 x 600 Wide-SVGA mode and can display 262,144 colors.
The optimum viewing angle is at 6 o’clock direction. The converter module for Backlight is built in.
1.2 FEATURES
- WSVGA (1024 x 600 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- Build in LED Converter
- Touch Function is attached
1.3 APPLICATION
- TFT LCD Notebook
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note
Active Area 222.72 (H) x 125.28 (V) (10.06” diagonal) mm
Bezel Opening Area 226.34 (H) x 128.1 (V) mm
Driver Element a-si TFT active matrix - Pixel Number 1024 x R.G.B. x 600 pixel Pixel Pitch 0.2175 (H) x 0.2088 (V) mm Pixel Arrangement RGB vertical stripe - Display Colors 262,144 color Transmissive Mode Normally white - Surface Treatment AG - -
1.5 MECHANICAL SPECIFICATIONS
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
www.jxlcd.com
www.jxlcd.com
Item Min. Typ. Max. Unit Note
Horizontal(H) 234.5 235.0 235.5 mm
Vertical(V) 142.5 143.0 143.5 mm
Thickness(T) - 4.9 5.2 mm
Weight - 195 205 g
(1)
(1)
4 / 29
Version 0.0
Page 5
A
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1)
Operating Ambient Temperature TOP 0 +50 ºC (1), (2)
Shock (Non-Operating) S
Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta <= 40 ºC).
(b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC).
(c) No condensation.
Note (2) The temperature of panel surface area should be 0 ºC min. and 60 ºC max.
Relative Humidity (%RH)
100
90
- 220/2 G/ms (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Min. Max.
Value
Unit Note
80
60
40
www.jxlcd.com
www.jxlcd.com
Note (3) 1 time for ± X, ± Y, ± Z. for Condition (220G / 2ms) is half Sine Wave,.
Note (4) 10~500 Hz, 30 min/cycle, 1cycle for X,Y,Z-axis.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid
enough so that the module would not be twisted or bent by the fixture.
The fixing condition is shown as below:
20
10
Operating Range
Storage Range
80 60 -20 40 0 20 -40
Temperature (ºC)
t Room Temperature
Side Mount Fixing Screw
Gap=2mm
Version 0.0
Bracket
5 / 29
LCD Module
Side Mount Fixing Screw
Stage
Page 6
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCC -0.3 +4.0 V
Logic Input Voltage VIN -0.3 VCC+0.3 V
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation
should be restricted to the conditions described under Normal Operating Conditions.
2.2.2 BACKLIGHT UNIT
Item
LED Light Bar Power Supply Voltage -45 30.6 VDC
LED Light Bar Power Supply Current 0 50 mADC
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function
operation should be restricted to the conditions described under Normal Operating
Min. Max.
Min Max.
Value
Value
Unit Note
(1)
Unit Note
(1), (2)
Conditions.
Note (2) Specified values are for LED (Refer to Section 3.2 for further information).
www.jxlcd.com
www.jxlcd.com
6 / 29
Version 0.0
Page 7
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE Ta = 25 ± 2 ºC
Parameter Symbol
Min. Typ. Max.
Power Supply Voltage Vcc 3.0 3.3 3.6 V Ripple Voltage VRP - 50 - mV Rush Current I
- - 1.5 A (2)
RUSH
Initial Stage Current IIS - - 1.0 A (2)
Power Supply Current
LVDS Differential Input High Threshold V
LVDS Differential Input Low Threshold V
White - (170) (190) mA (3)a
Black
lcc
TH(LVDS)
-100 - - mV
TL(LVDS)
- (210) (230) mA (3)b
- - +100 mV
LVDS Common Mode Voltage VCM 1.125 - 1.375 V (5)
LVDS Differential Input Voltage |VID| 100 - 600 mV (5)
Terminating Resistor RT - 100 - Ohm -
Power per EBL WG P
- (1.08) - W (4)
EBL
Note (1) The ambient temperature is Ta = 25 ± 2 ºC.
Value
Unit Note
V
CM
V
CM
(5),
=1.2V
(5)
=1.2V
Note (2) I
: the maximum current when VCC is rising
RUSH
I
: the maximum current of the first 100ms after power-on
IS
Measurement Conditions: Shown as the following figure. Test pattern: black.
www.jxlcd.com
(High to Low)
www.jxlcd.com
(Control Signal)
SW
+12V
+3.3V
R1
47K
R2
1K
Q1 2SK1475
FUSE
Q2
2SK1470
47K
C1
VR1
1uF
C2
0.01uF
Vcc rising time is 470us
C3
1uF
Vcc
(LCD Module Input)
7 / 29
Version 0.0
Page 8
|
|
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, DC
Current and f
Note (4) The specified power are the sum of LCD panel electronics input power and the converter
a. White Pattern
input power. Test conditions are as follows.
(a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, f
(b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA
= 60 Hz, whereas a power dissipation check pattern below is displayed.
v
b. Black Pattern
Active Area
= 60 Hz,
v
Active Area
Note (5) The parameters of LVDS signals are defined as the following figures.
www.jxlcd.com
www.jxlcd.com
CM
V
Single Ended
0V
V
Differential
0V
V
VID|
VID|
8 / 29
Version 0.0
Page 9
3.2 BACKLIGHT UNIT
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
Parameter Symbol
LED Light Bar Power
Supply Voltage
LED Light Bar Power
Supply Current
Power Consumption PL 1.00 1.15 1.29 W (3)
LED Life Time LBL 15000 - - Hrs (4)
Note (1) LED current is measured by utilizing a high frequency current meter as shown below :
V
L 26.1 28.8 30.6 V
I
L 38 40 42 mA
V
Min. Typ. Max.
L, IL
Light Bar Feedback
Channels
Ta = 25 ± 2 ºC
Value
LED
Light Bar
Unit Note
(1)(2)(Duty 100%)
Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost
converter with current balancing function to drive LED light-bar.
Note (3) P
Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =
= I
× V
L
L
o
C and I
L
= 20.0 mA (Per EA) until the brightness becomes 50% of its original value.≦
L
www.jxlcd.com
www.jxlcd.com
25 ± 2
9 / 29
Version 0.0
Page 10
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
LVDS Display
Data & Clock
Vcc
GND
Data
CLK
V
Converter
Input Signals
LVDS INPUT /
TIMING CONTROLLER
INPUT CONNECTOR
DC/DC CONVERTER &
REFERENCE VOLTAGE
EDID
EDID
EDID
LED CONVERTER
www.jxlcd.com
www.jxlcd.com
GENERATOR
EDID
EEPROM
SCAN DRIVER IC
TFT LCD PANEL
DA TA DRIVER IC
BACKLIGHT UNIT
10 / 29
Version 0.0
Page 11
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity Remark
1 Reserve Non-Connection use by CMO
2 VCC Power Supply (3.3V typ.)
3 VCC Power Supply (3.3V typ.)
4 VEDID DDC 3.3V power
5 Reserve Non-Connection use by CMO
6 CLKEDID DDC clock
7 DATAEDID DDC data
8 Rxin0- LVDS differential data input Negative
9 Rxin0+ LVDS differential data input Positive
10 VSS Ground
11 Rxin1- LVDS differential data input Negative
12 Rxin1+ LVDS differential data input Positive
13 VSS Ground
14 Rxin2- LVDS Differential Data Input Negative
28 VSS Ground
29 NC No Connection
30 NC No Connection
31 LED_GND LED Ground
32 LED_GND LED Ground
33 LED_GND LED Ground
34 Reserve Non-Connection use by CMO
35 LED_PWM PWM Control Signal of LED Converter
36 LED_EN Enable Control Signal of LED Converter
37 NC Non connection
38 LED_VCCS LED Power
39 LED_VCCS LED Power
40 LED_VCCS LED Power
Note (1) Connector Part No.: IPEX-20455-040E-12 or equivalent
USB_D- USB Data Input
www.jxlcd.com
USB_D+ USB Data Input
www.jxlcd.com
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
R0-R5, G0
G1~G5, B0, B1
B2-B5,HS,VS, DE
Note (2) User’s connector Part No: IPEX-20453-040T-01 or equivalent
Note (3) The first pixel is odd as shown in the following figure.
11 / 29
Version 0.0
Page 12
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL
CLK+
Rxin2
Rxin1
Rxin0
T/7
IN20 IN19 IN18 IN17 IN16 IN15 IN14
DE B5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11 IN10 IN9 IN8 IN7
B1 G4 G3 G2 G1 B0 G5
www.jxlcd.com
www.jxlcd.com
IN6 IN5 IN4 IN3 IN2 IN1 IN0
G0 R3 R2 R1 R0
R5
R4
Signal for 1 DCLK Cycle (T)
12 / 29
Version 0.0
Page 13
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
5.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data
input for the color. The higher the binary input the brighter the color. The table below provides the
assignment of color versus data input.
Data Signal
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0
Black
Red
Green
Basic
Colors
Gray
Scale
Of
Red
Gray
Scale
Of
Green
Gray
Scale
Of
Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue
Cyan
Magenta
Yellow
White
Red(0)/Dark
Red(1)
Red(2)
The EDID (Extended Display Identification Data) data formats are to support displays as defined in
the VESA Plug & Display and FPDI standards.
Byte
#(decimal)
0 0
1 1
2 2
3 3
4 4
5 5
6 6
7 7
8 8
9 9
10 0A
11 0B
12 0C
13 0D
14 0E
15 0F
16 10
17 11
18 12
19 13
20 14
21 15
22 16
23 17
24 18
25 19
26 1A
27 1B
28 1C
29 1D
30 1E
31 1F
32 20
33 21
34 22
35 23
36 24
37 25
38 26
39 27
40 28
Byte
#(hex)
Header
Header
Header
Header
Header
Header
Header
Header
EISA ID manufacturer name (“CMO”)
EISA ID manufacturer name (Compressed ASCII)
ID product code (N101L7-L01) 11
ID product code (hex LSB first; N101L7-L01) 10
ID S/N (fixed “0”)
ID S/N (fixed “0”)
ID S/N (fixed “0”)
ID S/N (fixed “0”)
Week of manufacture (fixed week code)
Year of manufacture (fixed year code)
EDID structure version # (“1”)
EDID revision # (“3”)
www.jxlcd.com
www.jxlcd.com
Video I/P definition (“digital”)
Max H image size (“22.272cm”)
Max V image size (“12.528cm”)
Display Gamma (Gamma = ”2.2”)
Feature support (“Active off, RGB Color”)
Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0 CF
Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0 45
Rx=0.565 90
Ry=0.348 59
Gx=0.343 57
Gy=0.585 95
Bx=0.161 29
By=0.121 1F
Wx=0.313 50
Wy=0.329 54
Established timings 1
Established timings 2
Manufacturer’s reserved timings
Standard timing ID # 1
Standard timing ID # 1
Standard timing ID # 2
Field Name and Comments
Tentative
Value
(hex)
00 00000000
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
FF 11111111
00 00000000
0D 00001101
AF 10101111
00 00000000
00 00000000
00 00000000
00 00000000
1C 00011100
13 00010011
01 00000001
03 00000011
80 10000000
16 00010110
0C 00001100
78 01111000
0A 00001010
00 00000000
00 00000000
00 00000000
01 00000001
01 00000001
01 00000001
Value
(binary)
00010001
00010000
11001111
01000101
10010000
01011001
01010111
10010101
00101001
00011111
01010000
01010100
14 / 29
Version 0.0
Page 15
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
Byte
#(decimal)
41 29
42 2A
43 2B
44 2C
45 2D
46 2E
47 2F
48 30
49 31
50 32
51 33
52 34
53 35
54 36
55 37
56 38
57 39
58 3A
59 3B
60 3C
61 3D
62 3E
63 3F
64 40
65 41
66 42
67 43
68 44
69 45
70 46
71 47
72 48
73 49
74 4A
75 4B
76 4C
77 4D
78 4E
79 4F
80 50
81 51
82 52
83 53
84 54
Byte
#(hex)
Field Name and Comments
Standard timing ID # 2
Standard timing ID # 3
Standard timing ID # 3
Standard timing ID # 4
Standard timing ID # 4
Standard timing ID # 5
Standard timing ID # 5
Standard timing ID # 6
Standard timing ID # 6
Standard timing ID # 7
Standard timing ID # 7
Standard timing ID # 8
Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“43.97MHz”, According to VESA
CVT Rev1.1)
# 1 Pixel clock (hex LSB first)
# 1 H active (“1024”)
# 1 H blank (“160”)
# 1 H active : H blank (“1024 : 160”)
# 1 V active (”600”)
# 1 V blank (”19”)
# 1 V active : V blank (”600 :19”)
# 1 H sync offset (”48”)
# 1 H sync pulse width ("32”)
www.jxlcd.com
www.jxlcd.com
# 1 V sync offset : V sync pulse width (”3 : 10”)
# 1 H sync offset : H sync pulse width : V sync offset : V sync width (”48:
32 : 3 : 10”)
# 1 H image size (”222 mm”) DE
# 1 V image size (”125 mm”) 7D
# 1 H image size : V image size (”222 : 125”)
# 1 H boarder (”0”)
# 1 V boarder (”0”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives
Detailed timing description # 2
# 2 Flag
# 2 Reserved
# 2 FE (hex) defines ASCII string (Model Name “N101L7-L01”, ASCII)
# 2 Flag
# 2 1st character of name (“N”) 4E
# 2 2nd character of name (“1”) 31
# 2 3rd character of name (“0”) 30
# 2 4th character of name (“1”) 31
# 2 5th character of name (“L”) 4C
# 2 6th character of name (“7”) 37
# 2 7th character of name (“-”) 2D
# 2 8th character of name (“L”) 4C
Value
(hex)
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
01 00000001
2D 00101101
11 00010001
00 00000000
A0 10100000
40 01000000
58 01011000
13 00010011
20 00100000
30 00110000
20 00100000
3A 00111010
00 00000000
00 00000000
00 00000000
00 00000000
18 00011000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
Value
(binary)
11011110
01111101
01001110
00110001
00110000
00110001
01001100
00110111
00101101
01001100
15 / 29
Version 0.0
Page 16
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
Byte
#(decimal)
85 55
86 56
87 57
88 58
89 59
90 5A
91 5B
92 5C
93 5D
94 5E
95 5F
96 60
97 61
98 62
99 63
100 64
101 65
102 66
103 67
104 68
105 69
106 6A
107 6B
108 6C
109 6D
110 6E
111 6F
112 70
113 71
114 72
115 73
116 74
117 75
118 76
119 77
120 78
121 79
122 7A
123 7B
124 7C
125 7D
126 7E
127 7F
Byte
#(hex)
www.jxlcd.com
Field Name and Comments
# 2 9th character of name (“0”)
# 2 9th character of name (“1”)
# 2 New line character indicates end of ASCII string
# 2 Padding with “Blank” character
# 2 Padding with “Blank” character
Detailed timing description # 3
# 3 Flag
# 3 Reserved
# 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII)
# 3 Flag
# 3 1st character of string (“C”)
# 3 2nd character of string (“M”)
# 3 3rd character of string (“O”)
# 3 New line character indicates end of ASCII string
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
# 3 Padding with “Blank” character
Detailed timing description # 4
www.jxlcd.com
# 4 Flag
# 4 Reserved
# 4 FE (hex) defines ASCII string (Model Name“N101L7L01”, ASCII)
# 4 Flag
# 4 1st character of name (“N”) 4E
# 4 2nd character of name (“1”) 31
# 4 3rd character of name (“0”) 30
# 4 4th character of name (“1”) 31
# 4 5th character of name (“L”) 4C
# 4 6th character of name (“7”) 37
# 4 7th character of name (“-”) 2D
# 4 8th character of name (“L”) 4C
# 4 9th character of name (“0”)
# 4 9th character of name (“1”)
# 4 New line character indicates end of ASCII string
# 4 Padding with “Blank” character
# 4 Padding with “Blank” character
Extension flag
Checksum
Value
(hex)
30 00110000
31 00110001
0A 00001010
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
43 01000011
4D 01001101
4F 01001111
0A 00001010
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
20 00100000
00 00000000
00 00000000
00 00000000
FE 11111110
00 00000000
30 00110000
31 00110001
0A 00001010
20 00100000
20 00100000
00 00000000
36 00110110
Value
(binary)
01001110
00110001
00110000
00110001
01001100
00110111
00101101
01001100
16 / 29
Version 0.0
Page 17
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
6. CONVERTER SPECIFICATION
6.1 ABSOLUTE MAXIMUM RATINGS
Symbol Ratings
LED_VCCS 28.0V
LED_PWM, LED_EN -0.3V~5.5V
6.2 RECOMMENDED OPERATING RATINGS
Parameter Symbol
Converter Input power supply voltage
EN Control Level
PWM Control Level
PWM Control Duty Ratio (20) - 100 %
PWM Control Permissive Ripple Voltage
PWM Control Frequency f
LED Power Current
Note (1) The specified LED power supply current is under the conditions at “LED_VCCS = Min, Typ,
Backlight on (2) - (5) V
Backlight off
PWM High Level (2) - (5) V
PWM Low Level
LED_VCCS=Min (220) (271) (321) mA (1)
LED_VCCS=Typ (92) (113) (134) mA (1)
LED_VCCS=Max
LED_Vccs
VPWM_pp
PWM
IBL
Min. Typ. Max.
5 12 20 V
0 - (0.8) V
0 - (0.15) V
- - 100 mV
190 210 230 Hz
(55) (68) (80) mA (1)
Value
Unit Note
Max”, Ta = 25 ± 2 ºC, f
= 200 Hz, Duty=100%.
PWM
6.3 LED
BACKLIGHT CONTROLL ON/OFF SEQUENCE
www.jxlcd.com
www.jxlcd.com
Power On
Power Off
LED_VCCS
0V
LED_PWM
LED_EN
Timing Specifications:
Note (1) Please follow the LED backlight power sequence as above. If the customer could not follow, it
0V
0V
T
T
T
T
A
B
C
D
TA
TC
≧ (0ms) ≧ (0ms) ≧ (10ms) ≧ (0ms)
T
B
T
D
might cause backlight flash issue during display ON/OFF or damage the LED backlight controller
17 / 29
Version 0.0
Page 18
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
7. INTERFACE TIMING
7.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item SymbolMin. Typ. Max. Unit Note
DCLK Frequency 1/Tc TBD (43.97) TBD MHz (2)
Vertical Total Time TV TBD (619) TBD TH -
Vertical Active Display Period TVD TBD 600 TBD TH -
DE
Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.
Vertical Active Blanking Period TVB TV-TVD(19) TV-TVD TH
Horizontal Total Time TH TBD (1184) TBD Tc (2)
Horizontal Active Display Period THD TBD 1024 TBD Tc (2)
Horizontal Active Blanking Period THB
TH-THD
(160)
TH-THD
Tc (2)
DE
DCLK
TC
DE
www.jxlcd.com
www.jxlcd.com
DATA
7.2 POWER ON/OFF SEQUENCE
INPUT SIGNAL TIMING DIAGRAM
T
HD
Restart
t7
10%
10%
t4
- Power Supply
for LCD, Vcc
- Interface Signal
(LVDS Signal of
Transmitter), V
- Power for LED
Backlight
Power On
90%
0V
0V
I
10%
t1
Valid Data
ON OFF OFF
Power Off
90%
t3 t2
t6 t5
50% 50%
18 / 29
Version 0.0
Page 19
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
Timing Specifications:
0.5< t1 ≦ 10 ms
0 < t2 ≦ 50 ms
0 < t3 ≦ 50 ms
t4 ≧ 500 ms
t5 ≧ 200 ms
t6 ≧ 200 ms
Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be
damaged.
Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid,
be sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight converter power must be turned on after the power supply for the logic and the
interface signal is valid. The Backlight converter power must be turned off before the power
supply for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time is better to follow (50us)≦t7≦10
ms.
www.jxlcd.com
www.jxlcd.com
19 / 29
Version 0.0
Page 20
Issued Date: Mar. 09, 2009
Model No.: N101L7-L01
Tentative
8. TOUCH PANEL SPECIFICATION
8.1 GENERAL SPECIFICATI0NS
Item Description Unit Note
Sensing Area The same with the active area mm
Touchpad Module trace number
( Tx * Ty)
Input Type Multi-finger (Single point + Gesture)-
Touch Resolution
1. available channels
2. operation resolution
Interface Support
Dead zone 0 mm
8.2 ELECTRICAL CHARASTRISTICS
Parameter Symbol
Operation Voltage VTP - - (5) V
Linearity - - - TBD %
Report Rate - - 50 52 Hz
power supply current - - 55 60 mA
power supply voltage
ripple
Min touch size - - 8x8 -
Ambient Temperature Ta
Ambient Humidity Ha
Supply Voltage VCC 3.3 V
Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS"
LED Light Bar Input Current IL 40 mA