Datasheet N-101L6-L03 Datasheet (Chi Mei Optoelectronics)

Page 1
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
TFT LCD Tentative Specification
MODEL NO.: N101L6-L03
Customer :
Approved by :
Note :
www.jxlcd.com
www.jxlcd.com
1 / 28
Version 0.0
Page 2
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
CONTENTS
REVISION HISTORY
1. GENERAL DESCRIPTION
1.1 OVERVIEW
1.2 FEATURES
1.3 APPLICATION
1.4 GENERAL SPECIFICATIONS
1.5 MECHANICAL SPECIFICATIONS
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
2.2.2 BACKLIGHT UNIT
3. ELECTRICAL CHARACTERISTICS
3.1 TFT LCD MODULE
3.2 BACKLIGHT UNIT
4. BLOCK DIAGRAM
4.1 TFT LCD MODULE
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL
5.3 COLOR DATA INPUT ASSIGNMENT
5.4 EDID DATA STRUCTURE
6. CONVERTER SPECIFICATION --------------------------------------------------17
6.1 ABSOLUTE MAXIMUM RATINGS
6.2 RECOMMENDED OPERATING RATINGS
6.3 LED
7. INTERFACE TIMING
7.1 INPUT SIGNAL TIMING SPECIFICATIONS
7.2 POWER ON/OFF SEQUENCE
8. OPTICAL CHARACTERISTICS
8.1 TEST CONDITIONS
8.2 OPTICAL SPECIFICATIONS
9. PRECAUTIONS
9.1 SYSTEM MATCHING PRECAUTIONS
9.2 HANDLING PRECAUTIONS
9.3 STORAGE PRECAUTIONS
9.4 OPERATION PRECAUTIONS
9.5 OTHER PRECAUTIONS
10. PACKING
10.1 CARTON
10.2 PALLET
11. DEFINITION OF LABELS
11.1 CMO MODULE LABEL
11.2 CARTON LABEL
www.jxlcd.com
www.jxlcd.com
BACKLIGHT CONTROLL
ON/OFF SEQUENCE
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
-------------------------------------------------------
3
4
5
7
10
11
18
20
23
24
26
2 / 28
Version 0.0
Page 3
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Version
Ver 0.0
REVISION HISTORY
Date
Dec. 11, 2008
www.jxlcd.com
www.jxlcd.com
Page
(New)
Section
All All
Description
Tentative specification first issued.
3 / 28
Version 0.0
Page 4
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
1. GENERAL DESCRIPTION
1.1 OVERVIEW
N101L6-L03 is a 10.1” TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1024 x 600 Wide-SVGA mode and can display 262,144 colors. The optimum viewing angle is at 6 o’clock direction. The converter module for Backlight is built in.
1.2 FEATURES
- WSVGA (1024 x 600 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock
- Build in LED Converter
1.3 APPLICATION
- TFT LCD Notebook
Tentative
1.4 GENERAL SPECIFICATI0NS
Item Specification Unit Note Active Area 222.72 (H) x 125.28 (V) (10.06” diagonal) mm Bezel Opening Area 226.34 (H) x 128.1 (V) mm Driver Element a-si TFT active matrix - ­Pixel Number 1024 x R.G.B. x 600 pixel ­Pixel Pitch 0.2175 (H) x 0.2088 (V) mm ­Pixel Arrangement RGB vertical stripe - ­Display Colors 262,144 color ­Transmissive Mode Normally white - ­Surface Treatment Hard coating (3H), Glare - -
1.5 MECHANICAL SPECIFICATIONS
Module Size
Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.
www.jxlcd.com
www.jxlcd.com
Item Min. Typ. Max. Unit Note
Horizontal(H) 234.5 235.0 235.5 mm Vertical(V) 142.5 143.0 143.5 mm Thickness(T) - 4.9 5.2 mm
Weight - 180 190 g
(1)
(1)
4 / 28
Version 0.0
Page 5
Doc No.:
Bracket
At Room Temperature
40 60 20
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
2. ABSOLUTE MAXIMUM RATINGS
2.1 ABSOLUTE RATINGS OF ENVIRONMENT
Item Symbol
Storage Temperature TST -20 +60 ºC (1) Operating Ambient Temperature TOP 0 +50 ºC (1), (2) Shock (Non-Operating) S Vibration (Non-Operating) V
Note (1) Temperature and relative humidity range is shown in the figure below.
(a) 90 %RH Max. (Ta <= 40 ºC). (b) Wet-bulb temperature should be 39 ºC Max. (Ta > 40 ºC). (c) No condensation. Note (2) The temperature of panel surface area should be 0 ºC min. and 60 ºC max.
Relative Humidity (%RH)
- 220/2 G/ms (3), (5)
NOP
- 1.5 G (4), (5)
NOP
Min. Max.
Value
Unit Note
Tentative
100
90
80
Operating Range
www.jxlcd.com
www.jxlcd.com
10
Note (3) 1 time for ± X, ± Y, ± Z. for Condition (220G / 2ms) is half Sine Wave,. Note (4) 10~500 Hz, 30 min/cycle, 1cycle for X,Y,Z-axis.
Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid
Storage Range
80 60 -20 40 0 20 -40
Temperature (ºC)
enough so that the module would not be twisted or bent by the fixture.
The fixing condition is shown as below:
LCD Module
Side Mount Fixing Screw
Gap=2mm
5 / 28
Side Mount Fixing Screw
Stage
Version 0.0
Page 6
Doc No.:
2.2 ELECTRICAL ABSOLUTE RATINGS
2.2.1 TFT LCD MODULE
Item Symbol
Power Supply Voltage VCC -0.3 +4.0 V Logic Input Voltage VIN -0.3 VCC+0.3 V
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.
2.2.2 BACKLIGHT UNIT
Item
LED Light Bar Power Supply Voltage -45 30.6 VDC LED Light Bar Power Supply Current -- 40 mADC
Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function
Min. Max.
Min Max.
Value
Value
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Unit Note
(1)
Unit Note
(1), (2)
operation should be restricted to the conditions described under Normal Operating Conditions.
Note (2) Specified values are for LED (Refer to Section 3.2 for further information).
www.jxlcd.com
www.jxlcd.com
6 / 28
Version 0.0
Page 7
=1.2V
(High to Lo
w)
SW Q2 C1
Q1
R2 1K
C2
C3
3. ELECTRICAL CHARACTERISTICS
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
3.1 TFT LCD MODULE
Parameter Symbol
Power Supply Voltage Vcc 3.0 3.3 3.6 V ­Ripple Voltage VRP - 50 mV ­Rush Current I Initial Stage Current IIS - - 1.0 A (2)
Power Supply Current
LVDS Differential Input High Threshold V
LVDS Differential Input Low Threshold V LVDS Common Mode Voltage VCM 1.125 - 1.375 V (5)
LVDS Differential Input Voltage |VID| 100 - 600 mV (5) Terminating Resistor RT - 100 - Ohm ­Power per EBL WG P
Note (1) The ambient temperature is Ta = 25 ± 2 ºC. Note (2) I
Measurement Conditions: Shown as the following figure. Test pattern: black.
: the maximum current when VCC is rising
RUSH
IIS: the maximum current of the first 100ms after power-on
+3.3V
R1
www.jxlcd.com
www.jxlcd.com
47K
White - (160) TBD mA (3)a Black
2SK1475
Ta = 25 ± 2 ºC
Value
Min. Typ. Max.
- - 1.5 A (2)
RUSH
lcc
TH(LVDS)
-100 - - mV
TL(LVDS)
- TBD - W (4)
EBL
- (240) TBD mA (3)b
- - +100 mV
FUSE
1uF
Unit Note
Vcc
(LCD Module Input)
V
V
(5),
CM
CM
(5)
=1.2V
(Control Signal)
+12V
1uF
VR1
0V
47K
0.01uF
Vcc rising time is 470us
I
RUSH
2SK1470
0.1Vcc
+3.3V
VCC
IIS
ICC
7 / 28
Version 0.0
Page 8
Doc No.:
0V
VCM
|VID|
0V |VID|
V V
Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 ± 2 ºC, DC
Current and fv = 60 Hz, whereas a power dissipation check pattern below is displayed.
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input
a. White Pattern
Active Area
power. Test conditions are as follows. (a) Vcc = 3.3 V, Ta = 25 ± 2 ºC, fv = 60 Hz, (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file
“Flat Panel Display Monitor Setup Patterns”, FPDMSU.ppt.
(c) Luminance: 60 nits.
b. Black Pattern
Active Area
Note (5) The parameters of LVDS signals are defined as the following figures.
www.jxlcd.com
www.jxlcd.com
Single Ended
Differential
8 / 28
Version 0.0
Page 9
3.2 BACKLIGHT UNIT
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Parameter Symbol
LED Light Bar Power Supply Voltage LED Light Bar Power Supply Current Power Consumption Po 1.04 1.15 1.22 W (2)(@I0=40 mA LED Life Time LBL 15000 - - Hrs (3)
Note (1) LED current is measured by utilizing a high frequency current meter as shown below :
Vo 26.1 28.8 30.6 V
Io 36 40 60 mA
Min. Typ. Max.
Ta = 25 ± 2 ºC Value
Light Bar
Unit Note
(1) (Duty 100%)
www.jxlcd.com
www.jxlcd.com
Note (2) PO = IO VO Note (3) The lifetime of LED is defined as the time when it continues to operate under the conditions at
Ta = 25 2 oC and I = 20 mA(Per EA) until the brightness becomes 50% of its original value.
9 / 28
Version 0.0
Page 10
SCAN DRIVER IC
LVDS INPUT /
DC/DC CONVERTER &
EDID
EEPROM
4. BLOCK DIAGRAM
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
4.1 TFT LCD MODULE
LVDS Display
Data & Clock
Vcc
INPUT CONNECTOR
GND
Data
CLK
V
EDID
EDID
EDID
Converter
Input Signals
TIMING CONTROLLER
REFERENCE VOLTAGE
GENERATOR
LED CONVERTER
TFT LCD PANEL
DATA DRIVER IC
BACKLIGHT UNIT
www.jxlcd.com
www.jxlcd.com
10 / 28
Version 0.0
Page 11
5. INPUT TERMINAL PIN ASSIGNMENT
5.1 TFT LCD MODULE
Pin Symbol Description Polarity
1 NC No Connection (Reserve) 2 VDD Power Supply (3.3V typ.) 3 VDD Power Supply (3.3V typ.) 4 VEDID DDC 3.3V power 5 NC No Connection (Reserve for CMO test) 6 CLKEDID DDC clock 7 DATAEDID DDC data 8 Rxin0- LVDS differential data input Negative
9 Rxin0+ LVDS differential data input Positive 10 VSS Ground 11 Rxin1- LVDS differential data input Negative 12 Rxin1+ LVDS differential data input Positive
13 VSS Ground 14 Rxin2- LVDS Differential Data Input Negative
15 Rxin2+ LVDS Differential Data Input Positive 16 VSS Ground 17 RxCLK- LVDS differential clock input Negative 18 RxCLK+ LVDS differential clock input Positive 19 VSS Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 VSS Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 VSS Ground 26 NC No Connection (Reserve)
www.jxlcd.com
www.jxlcd.com
27 NC No Connection (Reserve) 28 VSS Ground 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 LED_GND LED Ground 32 LED_GND LED Ground 33 LED_GND LED Ground 34 Reserve Non connection 35 LED_PWM PWM Control Signal of LED Converter 36 LED_EN Enable Control Signal of LED Converter 37 NC Non connection 38 LED_VCCS LED Power 39 LED_VCCS LED Power 40 LED_VCCS LED Power
Note (1) Connector Part No.: GS13401-1110P-7F or equivalent
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Remark
R0-R5, G0
G1~G5, B0, B1
B2-B5,HS,VS, DE
Note (2) User’s connector Part No: IPEX-20453-040T-01 or equivalent Note (3) The first pixel is odd as shown in the following figure.
11 / 28
Version 0.0
Page 12
5.2 TIMING DIAGRAM OF LVDS INPUT SIGNAL
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
CLK+
Rxin2
Rxin1
Rxin0
T/7
IN20 IN19 IN18 IN17 IN16 IN15 IN14
DE B5 B4 B3 B2 Vsync Hsync
IN13 IN12 IN11 IN10 IN9 IN8 IN7
B1 G4 G3 G2 G1 B0 G5
www.jxlcd.com
www.jxlcd.com
IN6 IN5 IN4 IN3 IN2 IN1 IN0
G0 R3 R2
Signal for 1 DCLK Cycle (T)
R1
R0 R5 R4
12 / 28
Version 0.0
Page 13
Doc No.:
1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 0 1 0 1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 0 1 0 1 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1
0 0
1 1 0 0 0 : : 1 1 1 0 0 0 : : 1 1 1 0 0 0
1 1 0 0 1 : : 0 1 1 0 1 0 : : 1 0 1 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0
0 0
0 0 0 0 0 : : 0 0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0 : : 0 0 0 0 0 0
1 1 0 0 0 : : 1 1 1 0 0 0
1 1 0 0 0
1 1 0 0 1 : : 0 1 1 0 1 0
0 1 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0
0 0
0 0 0 0 0 : : 0 0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0
0 0 0 0 0 : : 0 0 0 0 0 0
0 0 0 0 0
1 1 0 0 0 : : 1 1 1 0 0 0
1 1 0 0 0
1 1 0 0 1 : : 0 1 1 0 1 0
0 1
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
5.3 COLOR DATA INPUT ASSIGNMENT
The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.
Data Signal
Color
R5 R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B5 B4 B3 B2 B1 B0 Black Red Green
Basic Colors
Gray Scale Of Red
Gray Scale Of Green
Gray Scale Of Blue
Note (1) 0: Low Level Voltage, 1: High Level Voltage
Blue Cyan Magenta Yellow White Red(0)/Dark Red(1) Red(2)
:
: Red(61) Red(62) Red(63) Green(0)/Dark Green(1) Green(2)
:
: Green(61)
www.jxlcd.com
www.jxlcd.com
Green(62) Green(63) Blue(0)/Dark Blue(1) Blue(2)
:
: Blue(61) Blue(62) Blue(63)
0
0
: :
1
0
: :
0
0
: :
0
Red Green Blue
: :
1
: :
0
: :
0
: :
0
: :
1
: :
0
:
:
:
:
0
0
:
:
:
:
1
1
:
:
:
:
0
0
:
:
:
:
0
0
:
:
:
:
1
0
:
:
:
:
0
1
Tentative
:
:
:
:
0
0
:
:
:
:
0
0
:
:
:
:
1
1
: :
0
: :
0
: :
1
13 / 28
Version 0.0
Page 14
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
5.4 EDID DATA STRUCTURE
The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.
Byte #
(decimal)
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
Byte #
(hex)
0 1 2 3 4 5 6 7 8 9
0 Header 1 Header 2 Header 3 Header 4 Header 5 Header 6 Header 7 Header 8 EISA ID manufacturer name (“CMO”)
9 EISA ID manufacturer name (Compressed ASCII) 0A ID product code (N101L6-L03) 06 0B ID product code (hex LSB first; N101L6-L03) 10 0C ID S/N (fixed “0”) 0D ID S/N (fixed “0”) 0E ID S/N (fixed “0”)
0F ID S/N (fixed “0”) 10 Week of manufacture (fixed week code)
11 Year of manufacture (fixed year code) 12 EDID structure version # (“1”) 13 EDID revision # (“3”)
www.jxlcd.com
www.jxlcd.com
14 Video I/P definition (“digital”) 15 Max H image size (“22.272cm”) 16 Max V image size (“12.528cm”) 17 Display Gamma (Gamma = ”2.2”) 18 Feature support (“Active off, RGB Color”) 19 Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0 CF
1A Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0 45 1B Rx=0.565 90 1C Ry=0.348 59 1D Gx=0.343 57 1E Gy=0.585 95
1F Bx=0.161 29 20 By=0.121 1F 21 Wx=0.313 50 22 Wy=0.329 54 23 Established timings 1 24 Established timings 2 25 Manufacturer’s reserved timings 26 Standard timing ID # 1 27 Standard timing ID # 1 28 Standard timing ID # 2 29 Standard timing ID # 2
Field Name and Comments
Value
(hex)
00 00000000 FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 FF 11111111 00 00000000 0D 00001101 AF 10101111
00 00000000 00 00000000 00 00000000 00 00000000 03 00000011 13 00010011 01 00000001 03 00000011 80 10000000 16 00010110 0C 00001100 78 01111000 0A 00001010
00 00000000 00 00000000 00 00000000 01 00000001 01 00000001 01 00000001 01 00000001
Tentative
Value
(binary)
00000110 00010000
11001111 01000101 10010000 01011001
01010111 10010101 00101001
00011111 01010000 01010100
14 / 28
Version 0.0
Page 15
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Byte #
(decimal)
42 43 44 45 46 47 48 49 50 51 52 53
54 36 55
56 57 58 59 60 61 62 63 64
65 41 66
67 68 69 70
71 47 72
73 74
75 76 77 78 79 80
81 82 83 84 85
Byte #
(hex)
2A Standard timing ID # 3 2B Standard timing ID # 3 2C Standard timing ID # 4 2D Standard timing ID # 4 2E Standard timing ID # 5
2F Standard timing ID # 5 30 Standard timing ID # 6 31 Standard timing ID # 6 32 Standard timing ID # 7 33 Standard timing ID # 7 34 Standard timing ID # 8 35 Standard timing ID # 8
Detailed timing description # 1 Pixel clock (“43.97MHz”, According to
VESA CVT Rev1.1) 37 # 1 Pixel clock (hex LSB first) 38 # 1 H active (“1024”) 39 # 1 H blank (“160”)
3A # 1 H active : H blank (“1024 : 160”) 3B # 1 V active (”600”) 3C # 1 V blank (”19”) 3D # 1 V active : V blank (”600 :19”) 3E # 1 H sync offset (”48”)
3F # 1 H sync pulse width ("32”) 40 # 1 V sync offset : V sync pulse width (”3 : 10”)
www.jxlcd.com
www.jxlcd.com
# 1 H sync offset : H sync pulse width : V sync offset : V sync width
(”48: 32 : 3 : 10”) 42 # 1 H image size (”222 mm”) DE 43 # 1 V image size (”125 mm”) 7D 44 # 1 H image size : V image size (”222 : 125”) 45 # 1 H boarder (”0”) 46 # 1 V boarder (”0”)
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol
Negatives 48 Detailed timing description # 2 49 # 2 Flag
4A # 2 Reserved 4B # 2 FE (hex) defines ASCII string (Model Name “N101L6-L03”, ASCII) 4C # 2 Flag 4D # 2 1st character of name (“N”) 4E 4E # 2 2nd character of name (“1”) 31
4F # 2 3rd character of name (“0”) 30 50 # 2 4th character of name (“1”) 31 51 # 2 5th character of name (“L”) 4C 52 # 2 6th character of name (“6”) 36 53 # 2 7th character of name (“-”) 2D 54 # 2 8th character of name (“L”) 4C 55 # 2 9th character of name (“0”)
Field Name and Comments
Value
(hex)
01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001 01 00000001
2D 00101101
11 00010001 00 00000000 A0 10100000 40 01000000 58 01011000 13 00010011 20 00100000 30 00110000 20 00100000 3A 00111010
00 00000000
00 00000000 00 00000000 00 00000000
18 00011000 00 00000000
00 00000000 00 00000000 FE 11111110 00 00000000
30 00110000
Value
(binary)
11011110 01111101
01001110 00110001 00110000 00110001 01001100
00110110 00101101 01001100
15 / 28
Version 0.0
Page 16
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Byte #
(decimal)
86 87 88 89 90 91 92 93 94
95 5F # 3 1st character of string (“C”) 96 60 # 3 2nd character of string (“M”) 97 61 # 3 3rd character of string (“O”) 98 62 # 3 New line character indicates end of ASCII string
99 63 # 3 Padding with “Blank” character 100 64 # 3 Padding with “Blank” character 101 65 # 3 Padding with “Blank” character 102 66 # 3 Padding with “Blank” character 103 67 # 3 Padding with “Blank” character 104 68 # 3 Padding with “Blank” character 105 69 # 3 Padding with “Blank” character 106 6A # 3 Padding with “Blank” character 107 6B # 3 Padding with “Blank” character 108 6C Detailed timing description # 4 109 6D # 4 Flag 110 6E # 4 Reserved 111 6F # 4 FE (hex) defines ASCII string (Model Name“N101L6-L03”, ASCII) 112 70 # 4 Flag 113 71 # 4 1st character of name (“N”) 4E 114 72 # 4 2nd character of name (“1”) 31 115 73 # 4 3rd character of name (“0”) 30 116 74 # 4 4th character of name (“1”) 31 117 75 # 4 5th character of name (“L”) 4C 118 76 # 4 6th character of name (“6”) 36 119 77 # 4 7th character of name (“-”) 2D 120 78 # 4 8th character of name (“L”) 4C 121 79 # 4 9th character of name (“0”) 122 7A # 4 9th character of name (“3”) 123 7B # 4 New line character indicates end of ASCII string 124 7C # 4 Padding with “Blank” character 125 7D # 4 Padding with “Blank” character 126 7E Extension flag 127 7F Checksum
Byte #
(hex)
56 # 2 9th character of name (“3”) 57 # 2 New line character indicates end of ASCII string 58 # 2 Padding with “Blank” character
59 # 2 Padding with “Blank” character 5A Detailed timing description # 3 5B # 3 Flag 5C # 3 Reserved 5D # 3 FE (hex) defines ASCII string (Vendor “CMO”, ASCII) 5E # 3 Flag
www.jxlcd.com
www.jxlcd.com
Field Name and Comments
Value
(hex)
33 00110011 0A 00001010 20 00100000 20 00100000 00 00000000 00 00000000 00 00000000 FE 11111110 00 00000000 43 01000011 4D 01001101 4F 01001111 0A 00001010 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 20 00100000 00 00000000 00 00000000 00 00000000 FE 11111110 00 00000000
30 00110000 33 00110011 0A 00001010 20 00100000 20 00100000 00 00000000 58 01011000
Value
(binary)
01001110 00110001 00110000 00110001 01001100
00110110 00101101 01001100
16 / 28
Version 0.0
Page 17
Doc No.:
6.
CONVERTER SPECIFICATION
6.1 ABSOLUTE MAXIMUM RATINGS
Symbol Ratings
LED_VCCS 28.0V
LED_PWM, LED_EN -0.3V~5.5V
6.2 RECOMMENDED OPERATING RATINGS
Parameter Symbol Converter Input power supply voltage EN Control Level
PWM Control Level PWM Control Duty Ratio (20) 100 %
PWM Control Permissive Ripple Voltage PWM Control Frequency f
LED Power Current
Note (1) The specified LED power supply current is under the conditions at “LED_VCCS = Min, Typ,
Backlight on (2) --- (5) V Backlight off PWM High Level (2) --- (5) V PWM Low Level
LED_VCCS=Min (220) (271) (321) mA (1) LED_VCCS=Typ (92) (113) (134) mA (1) LED_VCCS=Max
LED_Vccs
V
PWM_pp
PWM
IBL
Min. Typ. Max.
5 12 20 V
0 --- (0.8) V
0 --- (0.15) V
100 mV
190 210 230 Hz
(52) (65) (77) mA (1)
Value
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Unit Note
Max”, Ta = 25 ± 2 ºC, f
6.3 LED
BACKLIGHT CONTROLL
www.jxlcd.com
www.jxlcd.com
LED_VCCS
0V
LED_PWM
0V
LED_EN
0V
Timing Specifications:
TA  (0ms) TB  (0ms) TC  (10ms) TD  (0ms)
Power On
= 200 Hz, Duty=100%.
PWM
ON/OFF SEQUENCE
TA
TC
Power Off
TB
TD
Note (1) Please follow the LED backlight power sequence as above. If the customer could not follow, it might cause backlight flash issue during display ON/OFF or damage the LED backlight controller
17 / 28
Version 0.0
Page 18
Doc No.:
-
Power Supply
-
Interface Signal
-
Power for Lamp
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
7. INTERFACE TIMING
7.1 INPUT SIGNAL TIMING SPECIFICATIONS
The input signal timing specifications are shown as the following table and timing diagram.
Signal Item Symbol Min. Typ. Max.
DCLK Frequency 1/Tc TBD (43.97) TBD MHz (2)
Vertical Total Time TV TBD (619) TBD TH -
Vertical Active Display Period TVD TBD 600 TBD TH -
DE
Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.
Vertical Active Blanking Period TVB TV-TVD (19) TV-TVD TH
Horizontal Total Time TH TBD (1184) TBD Tc (2)
Horizontal Active Display Period THD TBD 1024 TBD Tc (2)
Horizontal Active Blanking Period THB
TH-THD
(160)
TH-THD
INPUT SIGNAL TIMING DIAGRAM
Unit Note
Tc (2)
DE
DCLK
TC
www.jxlcd.com
DE
www.jxlcd.com
DATA
7.2 POWER ON/OFF SEQUENCE
for LCD, Vcc
(LVDS Signal of Transmitter), VI
0V
0V
10%
Power On
90%
t1
THD
Restart
t7
10%
10%
t4
Valid Data
ON OFF OFF
Power Off
90%
t3 t2
t6 t5
50% 50%
18 / 28
Version 0.0
Page 19
Doc No.:
Timing Specifications:
0.5< t1 <= 10 msec 0 < t2 <= 50 msec 0 < t3 <= 50 msec
t4 >= 500 msec t5 >= 200 msec t6 >= 200 msec
Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be
damaged.
Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid,
be sure to pull down the power supply of LCD Vcc to 0 V.
Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To
avoid this phenomenon, we suggest that the Vcc falling time is better to follow (50us)t710 ms.
www.jxlcd.com
www.jxlcd.com
19 / 28
Version 0.0
Page 20
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
8. OPTICAL CHARACTERISTICS
8.1 TEST CONDITIONS
Item Symbol Value Unit Ambient Temperature Ta Ambient Humidity Ha Supply Voltage VCC 3.3 V Input Signal According to typical value in "3. ELECTRICAL CHARACTERISTICS" LED Light Bar Input Current IL 40 mA
8.2 OPTICAL SPECIFICATIONS
Item Symbol
Contrast Ratio CR 500 650 - - (2), (5) Response Time
Average Luminance of White
Red
Color Chromaticity
www.jxlcd.com
Viewing Angle
White Variation of 5 Points δW5p
www.jxlcd.com
Green
Blue
White
Horizontal
Vertical
TR - 3 8 ms
- 7 12 ms
T
F
L
AVE
Rx Ry Gx Gy Bx
By Wx 0.313 Wy
θx+
-
θ
x
θY+
-
θ
Y
Condition Min. Typ. Max. Unit Note
=0°, θY =0°
θ
x
Viewing Normal Angle
CR10
=0°, θY =0°
θ
x
25±2
50±10
160 200 - cd/m
0.569
0.355
0.344
TYP.
-0.03
40 45 ­40 45 ­15 20 ­40 45 ­80 - - % (5),(6)
0.568
0.155
0.126
0.329
TYP.
+0.03
%RH
Deg. (1),(5)
o
C
(3)
2
(4), (5)
-
-
-
-
-
-
-
-
(1)
20 / 28
Version 0.0
Page 21
0%
T
ime
66.67 ms
66.67 ms
Note (1) Definition of Viewing Angle (θx, θy):
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Note (2) Definition of Contrast Ratio (CR):
θX- = 90º
6 o’clock
θy- = 90º
The contrast ratio can be calculated by the following expression.
Contrast Ratio (CR) = L63 / L0 L63: Luminance of gray level 63
x-
y-
Normal
θx = θy = 0º
θy- θy+
θx
θx+
y+
12 o’clock direction
θy+ = 90º
x+
θX+ = 90º
L 0: Luminance of gray level 0 CR = CR (1)
www.jxlcd.com
CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).
www.jxlcd.com
Note (3) Definition of Response Time (TR, TF):
100%
90%
Optical
Response
10%
TR
TF
21 / 28
Version 0.0
Page 22
Doc No.:
LCD
P
anel
Center of the
S
creen
X=1 to 13
X
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Note (4) Definition of Average Luminance of White (L
Measure the luminance of gray level 63 at 5 points L
= [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5
AVE
L (x) is corresponding to the luminance of the point X at Figure in Note (6)
Note (5) Measurement Setup:
The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.
LCD Module
USB2000
AVE
):
CS-1000T
           
www.jxlcd.com
Note (6) Definition of White Variation (δW):
www.jxlcd.com
Measure the luminance of gray level 63 at 5 points δW5p =
   
 
     
Minimum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / Maximum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)]

  
Light Shield Room
(Ambient Luminance < 2 lux)
: Test Point
       
   
       
Active area
22 / 28
Version 0.0
Page 23
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
9. PRECAUTIONS
9.1 SYSTEM MATCHING PRECAUTIONS
(1) Refer to the drawing. (2) To avoid wireless noise interference, please keep the antenna away from LCD control board.
9.2 HANDLING PRECAUTIONS
(1) The module should be assembled into the system firmly by using every mounting hole. Be careful
not to twist or bend the module.
(2) While assembling or installing modules, it can only be in the clean area. The dust and oil may
cause electrical short or damage the polarizer.
(3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and
assembly process.
(4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the
polarizer is very soft and easily scratched.
(5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not
use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
(6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on
panel for a long time.
(7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth.
In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap. (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC. (9) Do not disassemble the module. (10) Do not pull or fold the lamp wire. (11) Pins of I/F connector should not be touched directly with bare hands.
9.3 STORAGE PRECAUTIONS
www.jxlcd.com
www.jxlcd.com
Tentative
(1) High temperature or humidity may reduce the performance of module. Please store LCD module
within the specified storage conditions. (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may
damage LCD module when it is operating. (3) It may reduce the display quality if the ambient temperature is lower than 10 ºC. For example, the
response time will become slowly, and the starting voltage of lamp will be higher than the room
temperature.
9.4 OPERATION PRECAUTIONS
(1) Do not pull the I/F connector in or out while the module is operating. (2) Always follow the correct power on/off sequence when LCD module is connecting and operating.
This can prevent the CMOS LSI chips from damage during latch-up.
(3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while
assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
9.5 OTHER PRECAUTIONS
(1) When fixed patterns are displayed for a long time, remnant image is likely to occur.
23 / 28
Version 0.0
Page 24
10. PACKING
10.1 CARTON
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
www.jxlcd.com
www.jxlcd.com
Figure. 10-1 Packing method
24 / 28
Version 0.0
Page 25
10.2 
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
www.jxlcd.com
www.jxlcd.com
Figure. 10-2 Packing method
25 / 28
Version 0.0
Page 26
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
11. DEFINITION OF LABELS
11.1 CMO MODULE LABEL
The barcode nameplate is pasted on each module as illustration, and its definitions are as following
explanation.
(a) Model Name: N101L6 - L03
(b) Revision: Rev. XX, for example: A1, …, C1, C2 …etc.
(c) Serial ID: X X X X X X X Y M D X N N N N
www.jxlcd.com
www.jxlcd.com
(d) Production Location: MADE IN XXXX. XXXX stands for production location.
Rev. XX
xxxx
RoHS
Serial No. CMO Internal Use Year, Month, Date CMO Internal Use
Revision
CMO Internal Use
Serial ID includes the information as below:
(a) Manufactured Date: Year: 1~9, for 2001~2009
Month: 1~9, A~C, for Jan. ~ Dec.
Day: 1~9, A~Y, for 1st to 31st, exclude I , O and U (b) Revision Code: cover all the change (c) Serial No.: Manufacturing sequence of product
26 / 28
Version 0.0
Page 27
11.2 CARTON LABEL
N101L6-L03
40
Doc No.:
Issued Date: Dec. 11, 2008
Model No.: N101L6-L03
Tentative
Production location: Made In XXXX. XXXX stands for production location.
www.jxlcd.com
www.jxlcd.com
27 / 28
Version 0.0
Loading...