V oltage on an y Pin Relativ e to VSSVIN-1.3V to VCC+2.0V (Note)
Ambient Operating T emperatureTopr0°C to 70°C
Storage T emperatureTstg-65°C to 125°C
Note: Minim um DC voltage on input or I/O pins is -0.5V. During voltage transitions , inputs may undershoot VSS to -
1.3V for periods of up to 20ns. Maximum DC voltage on input or I/O pins is VCC+0.5V. During v oltage tr ansitions,
inputs may ov ershoot VCC to VCC+2.0V f or periods of up to 20ns.
DC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC =2.7V~3.6V)
ItemSymbolMIN.MAX.Conditions
Output High V oltageV OH2.4V-IOH = -0.4mA
Output Low VoltageVO L-0.4VIOL = 1.6mA
Input High V oltageVIH2.2VVCC+0.3V
Input Low V oltageVIL-0.3V0.2 x VCC
Input Leakage CurrentILI-5uA0V, VCC
Output Leakage CurrentILO-5uA0V , VCC
Operating CurrentICC-40mAf=5MHz, all outputs open,
CE=VIL(Chip Enable)
OE=VIH(Output Disabled)
Standby Current (TTL)ISTB1-1mACE = VIH
Standby Current (CMOS)ISTB2-15uACE>VCC-0.2V
Input CapacitanceC IN-10pFTa = 25°C, f = 1MHZ
Output CapacitanceCOUT-10pFTa = 25°C, f = 1MHZ
AC CHARACTERISTICS (Ta = 0°C ~ 70°C, VCC = 2.7V~3.6V)
ItemSymbol 23L12811-10 23L12811-12
MIN.MAX.MIN.MAX.
Read Cycle TimetR C100ns-120nsAddress Access TimetAA-100ns-120ns
Chip Enable Access TimetACE-100ns-120ns
Page Mode Access TimetPA-30ns-30ns
Output Enable TimetOE-30ns-30ns
Output Hold After AddresstO H0ns-0 nsOutput High Z DelaytHZ-20ns-20ns
Note: Output high-impedance delay (tHZ) is measured
from OE or CE going high, and this parameter guaranteed by design over the full voltage and temperature operating range - not tested.
P/N:PM0594
3
REV. 1.7, OCT. 12, 2001
Page 4
AC T est Conditions
Note:No output loading is present in tester load board.
Active loading is used and under software programming control.
Output loading capacitance includes load board's and all stray capacitance.
DOUT
C<100pF
IOL (load)=1.6mA
IOH (load)=-0.4mA
Input Pulse Levels0.4V~2.4V
Input Rise and Fall Times10ns
Input Timing Level1.4V
Output Timing Level1.4V
Output LoadSee Figure