Datasheet MP1469GJ Datasheet (MPS)

Page 1
MP1469
The Future of Analog IC Technology
DESCRIPTION
The MP1469 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. It offers a very compact solution to achieve a 1.5A continuous output current over a wide input supply range, with excellent load and line regulation. The MP1469 has synchronous-mode operation for higher efficiency over the output current-load range.
Current-mode operation provides fast transient response and eases loop stabilization.
Protection features include over-current protection and thermal shutdown.
The MP1469 requires a minimal number of readily-available, standard, external components and is available in a space-saving 6-pin TSOT23 package.
High-Efficiency, 1.5A, 16V, 500kHz
Synchronous, Step-Down Converter
In 6 Pin SOT 23
FEATURES
• Wide 4.7V-to-16V Operating Input Range
• 255m/160m Low-R
Internal Power
DS(ON)
MOSFETs
• Proprietary Switching-Loss–Reduction
Technique
• High-Efficiency Synchronous-Mode
Operation
• Fixed 500kHz Switching Frequency
• AAM Power-Save Mode for High Efficiency
at Light Load
• Internal Soft-Start
• Over-Current Protection and Hiccup
• Thermal Shutdown
• Output Adjustable from 0.8V
• Available in a 6-pin TSOT-23 package
APPLICATIONS
• GameStations
• Digital Set-Top Boxes
• Flat-Panel Television and Monitors
• General Purposes
All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page.
“MPS” and “The Future of Analog IC Technology” are registered trademarks of Monolithic Power Systems, Inc.
TYPICAL APPLICATION
VIN
GND
EN
MP1469 Rev. 1.01 www.MonolithicPower.com 1 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
1
5
IN
U1
MP1469
EN
GND
2
BST
SW
FB
4
3
R3
6
59k
3.3V/1.5A VOUT
R1
40.2k
R2 13k
100
95
90
85
80
75
70
65
60
55
50
0.01 0.1 1 10
Page 2
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
ORDERING INFORMATION
Part Number* Package Top Marking
MP1469GJ TSOT23-6 ADM
* For Tape & Reel, add suffix –Z (e.g. MP1469GJ–Z);
PACKAGE REFERENCE
TOP VIEW
ABSOLUTE MAXIMUM RATINGS
(1)
VIN ..................................................-0.3V to 17V
V
......................................................................
SW
-0.3V (-5V for <10ns) to 17V (19V for <10ns)
V
......................................................... VSW+6V
BS
All Other Pins...................................–0.3V to 6V
Continuous Power Dissipation (T
= +25°C)
A
(2)
........................................................... 0.57W
Junction Temperature...............................150°C
Lead Temperature ....................................260°C
Storage Temperature................. -65°C to 150°C
Recommended Operating Conditions
(3)
Supply Voltage VIN...........................4.7V to 16V
Output Voltage V Operating Junction Temp. (T
.................... 0.8V to Vin-3V
OUT
). -40°C to +125°C
J
Thermal Resistance
(4)
θ
JA
θJC
TSOT-23-6............................. 220 .... 110.. °C/W
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the maximum junction temperature T ambient thermal resistance
. The maximum allowable continuous power dissipation at
T
A
any ambient temperature is calculated by P (MAX)-TA)/JA. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
3) The device is not guaranteed to function outside of its operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
(MAX), the junction-to-
J
, and the ambient temperature
JA
(MAX) = (T
D
J
MP1469 Rev. 1.01 www.MonolithicPower.com 2 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 3
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
ELECTRICAL CHARACTERISTICS
(5)
VIN = 12V, TA = 25°C, unless otherwise noted.
Parameter Symbol Condition Min Typ Max Units
Supply Current (Shutdown) IIN VEN = 0V 1 A
Supply Current (Quiescent) Iq VEN = 2V, VFB = 1V 0.83 mA
HS Switch-On Resistance HS
LS Switch-On Resistance LS
Switch Leakage SW
Current Limit
AAM Peak Current I
(5)
I
AAM_PEAK
Oscillator Frequency fSW VFB=0.75V 400 490 580 kHz
Maximum Duty Cycle D
Minimum On Time
(5)
t
ON_MIN
Feedback Voltage VFB 776 800 824 mV
EN Rising Threshold V
EN Falling Threshold V
EN_RISING
EN_FALLING
V
RDS-ON
Vcc=5V 160 m
RDS-ON
VEN = 0V, VSW =12V 1 A
LKG
2.5 3.0 A
LIMIT
=5V 255 m
BST-SW
0.5 A
VFB=700mV 88 92 %
MAX
90 ns
1.4 1.5 1.6 V
1.23 1.32 1.41 V
EN Input Current IEN
VEN=2V 1.6 A
=0 0 A
V
EN
VIN Under-Voltage Lockout Threshold—Rising
VIN Under-Voltage Lockout Threshold—Hysteresis
INUV
INUV
3.85 4.2 4.55 V
Vth
340 mV
HYS
Soft-Start Period tSS 1 ms
Thermal Shutdown
Thermal Hysteresis
Notes:
5) Guaranteed by design.
(5)
150 °C
(5)
20 °C
MP1469 Rev. 1.01 www.MonolithicPower.com 3 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 4
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
TYPICAL CHARACTERISTICS
VIN = 12V, V
= 3.3V, L = 6.5µH, TA = +25°C, unless otherwise noted.
OUT
100
95
90
85
80
75
EFFICIENCY (%)
70
65
60
0.01 0.1 1 10 0.01 0.1 1 10 0.01 0.1 1 10
100
90
80
70
60
EFFICIENCY (%)
50
40
0.01 0.1 1 10
LOAD CURRENT (A)
LOAD CURRENT (A)
100
95
90
85
80
75
70
65
60
55
50
LOAD CURRENT (A)
2
1.5
1
0.5
0
-0.5
-1
REGULATION (%)
-1.5
-2 0 0.3 0.6 0.9 1.2 1.5
LOAD CURRENT (A)
100
95
90
85
80
75
70
65
60
55
50
LOAD CURRENT (A)
2
1.5
1
0.5
0
-0.5
-1
-1.5
-2 5678910111213141516
INPUT VOLTAGE (V)
Peak Current vs. Duty Cycle
4.0
3.8
3.6
3.4
3.2
3.0
2.8
2.6
PEAK CURRENT (A)
2.4
2.2
2.0 01020304050607080 90
DUTY CYCLE (%)
30
25
20
15
10
5
0
0.0 0.3 0.6 0.9 1.2 1.5 LOAD CURRENT (A)
MP1469 Rev. 1.01 www.MonolithicPower.com 4 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
870
860
850
840
830
820
810
800
46810121416
INPUT VOLTAGE (V)
Page 5
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
TYPICAL CHARACTERISTICS (continued)
VIN = 12V, V
= 3.3V, L = 6.5µH, TA = +25°C, unless otherwise noted.
OUT
MP1469 Rev. 1.01 www.MonolithicPower.com 5 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 6
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 12V, V
Startup through Input Voltage
I
OUT
= 3.3V, L = 6.5µH, TA = +25°C, unless otherwise noted.
OUT
Shutdown through Input Voltage
= 0A
I
OUT
= 0A
Startup through Input Voltage
I
= 1.5A
OUT
V
OUT
2V/div.
V
10V/div.
V
SW
5V/div.
500mA/div.
V
OUT
2V/div.
V
10V/div.
V
SW
5V/div.
1A/div.
IN
I
L
Shutdown through Input Voltage
I
= 1.5A
OUT
IN
I
L
V
OUT
2V/div.
V
10V/div.
V
SW
5V/div.
200mA/div.
V
OUT
2V/div.
V
EN
2V/div.
V
SW
10V/div.
500mA/div.
IN
I
L
Startup through Enable
I
= 0A
OUT
I
L
V
OUT
2V/div.
V
10V/div.
V
SW
5V/div.
1A/div.
V
OUT
2V/div.
V
EN
2V/div.
V
SW
10V/div.
500mA/div.
IN
I
L
Shutdown through Enable
I
= 0A
OUT
I
L
V
OUT
2V/div.
V
2V/div.
V
SW
10V/div.
1A/div.
Startup through Enable
I
= 1.5A
OUT
EN
I
L
Shutdown through Enable
I
= 1.5A
OUT
V
OUT
2V/div.
V
EN
2V/div.
V
SW
10V/div.
I
L
1A/div.
V
OUT/AC
50mV/div.
V
IN/AC
200mV/div.
V
SW
10V/div.
1A/div.
Input/Output Ripple
I
= 1.5A
OUT
I
L
MP1469 Rev. 1.01 www.MonolithicPower.com 6 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 7
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
TYPICAL PERFORMANCE CHARACTERISTICS (continued)
VIN = 12V, V
= 3.3V, L = 6.5µH, TA = +25°C, unless otherwise noted.
OUT
MP1469 Rev. 1.01 www.MonolithicPower.com 7 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 8
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
PIN FUNCTIONS
Package
Pin #
1 IN
Name Description
Supply Voltage. The MP1469 operates from a 4.7V-to-16V input rail. Requires C1 to decouple the input rail. Connect using a wide PCB trace.
2 GND System Ground. Reference ground of the regulated output voltage: requires extra care
during PCB layout. Connect to GND with copper traces and vias.
3 SW Switch Output. Connect using wide PCB trace.
4 BST
5 EN
Bootstrap. Connect a capacitor and a resistor between SW and BS pins to form a floating supply across the high-side switch driver. Recommend to use 1uF BST capacitor.
EN=HIGH to enable the MP1469. For automatic start-up, connect EN to V
using a 100k
IN
resistor.
Feedback. Set the output voltage with from the tap of an external resistor divider running
6 FB
from the output to GND. The frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 200mV to prevent current-limit runaway during a short circuit fault.
MP1469 Rev. 1.01 www.MonolithicPower.com 8 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 9
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
BLOCK DIAGRAM
IN
VCC Regulator
Currrent Sense Amplifer
+
-
RSEN
EN
FB
6.5V
1MEG
Reference
20k
Oscillator
+
1.2pF
47pF
500k
+ +
-
Error Amplifier
-
Current Limit Comparator
Comparator On Time Control Logic Control
Figure 1: Functional Block Diagram
Bootstrap
Regulator
BST
HS Driver
SW
VCC
LS Driver
GND
MP1469 Rev. 1.01 www.MonolithicPower.com 9 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 10
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
OPERATION
The MP1469 is a high-frequency, synchronous, rectified, step-down, switch-mode converter with internal power MOSFETs. It offers a very compact solution to achieve a 1.5A continuous output current over a wide input supply range, with excellent load and line regulation.
The MP1469 operates in a fixed-frequency, peak-current–control mode to regulate the output voltage. An internal clock initiates the PWM cycle to turn on the integrated high-side power MOSFET. This MOSFET remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the COMP set current value within 90% of one PWM period, the power MOSFET is forced to turn off.
Internal Regulator
The 5V internal regulator powers most of the internal circuits. This regulator takes V operates in the full V exceeds 5.0V, the regulator output is in full regulation. When V output decreases.
Error Amplifier
The error amplifier compares the FB voltage against the internal 0.8V reference (REF) and outputs a current proportional to the difference between the two. This output current charges or discharges the internal compensation network to form the COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control-loop design.
Enable
EN is a digital control pin that turns the regulator on and off: Drive EN HIGH to turn on the regulator, drive it LOW to turn it off. An internal 1M resistor from EN to GND allows EN to float to shut down the chip.
The EN pin is clamped internally using a 6.5V series-Zener-diode as shown in Figure 2. Connecting the EN input pin through a pullup resistor to the voltage on the V EN input current to less than 100A.
and
IN
range. When VIN
IN
falls below 5.0V, the
IN
pin limits the
IN
For example, with 12V connected to Vin, R
≥ (12V-6.5V)÷100A =55k
PULLUP
Connecting the EN pin is directly to a voltage source without any pullup resistor requires limiting the amplitude of the voltage source to ≤ 6V to prevent damage to the Zener diode.
Figure 2: 6.5V Zener Diode Connection
Under-Voltage Lockout (UVLO)
Under-voltage lockout (UVLO) protects the chip from operating at an insufficient supply voltage. The MP1469 UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 4.2V while its falling threshold is consistently 3.86V.
Internal Soft-Start
Soft-start prevents the converter output voltage from overshooting during startup. When the chip starts, the internal circuit generates a soft­start voltage (SS) that ramps up from 0V to
1.2V: When SS falls below the internal reference (REF), SS overrides REF so that the error amplifier uses SS as the reference; when SS exceeds REF, the error amplifier resumes using REF as its reference. The SS time is internally set to 1ms.
Over-Current-Protection and Hiccup
The MP1469 has a cycle-by-cycle over-current limit for when the inductor current peak value exceeds the set current-limit threshold. First, when the output voltage drops until FB falls below the Under-Voltage (UV) threshold (typically 200mV) to trigger a UV event, the MP1469 enters hiccup mode to periodicall restart the part. This protection mode is especially useful when the output is dead­shorted to ground. This greatly reduces the average short-circuit current to alleviate thermal issues and to protect the regulator. The MP1469 exits hiccup mode once the over­current condition is removed.
MP1469 Rev. 1.01 www.MonolithicPower.com 10 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 11
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
Thermal Shutdown
Thermal shutdown prevents the chip from operating at exceedingly high temperatures. When the silicon die temperature exceeds 150°C, it shuts down the whole chip. When the temperature falls below its lower threshold (typically 130°C) the chip is enabled again.
Floating Driver and Bootstrap Charging
An external bootstrap capacitor powers the floating power MOSFET driver. This floating driver has its own UVLO protection, with a rising threshold of 2.2V and a hysteresis of 150mV. V
regulates the bootstrap capacitor
IN
voltage internally through D1, M1, R4, C4, L1 and C2 (Figure 3). If (V
) exceeds 5V,U2
IN-VSW
will regulate M1 to maintain a 5V BST voltage across C4.
V
IN
U2
5V
U1
D1
M1
R4
SW
C4
V
OUT
L1
C2
Figure 3: Internal Bootstrap Charging
Startup and Shutdown Circuit
If both V
and EN exceed their appropriate
IN
thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuits.
AAM Operation
The MP1469 has AAM (Advanced Asynchronous Modulation) power save mode for light load. The AAM voltage is set at 0.5V internally. Under the heavy load condition, the V
is higher than V
COMP
. When clock goes
AAM
high, the high-side power MOSFET turns on and remains on until V
reaches the value
ILsense
set by the COMP voltage. The internal clock resets every time when V V
.
AAM
is higher than
COMP
Under the light load condition, the value of
is low. When V
V
COMP
V
is less than V
FB
exceeds V
REF
, during this time, the internal
AAM
is less than V
COMP
, V
ramps up until it
COMP
AAM
and
clock is blocked, thus the MP1469 skips some pulses for PFM (Pulse Frequency Modulation) mode and achieves the light load power save.
Clock
V
REF
20k
OUT
R1
V
R2
FB
HS_driver
QS
R
COMP
V
1.2pF
47pF 500k
IL sense
-
+
V
V
AAM
+
­V
-
+
Figure 4—Simplified AAM Control Logic
When the load current is light, the inductor peak current is set internally which is about 340mA for V
=12V, V
IN
=3.3V, and L=6.5H.The
OUT
curve of inductor peak current vs. inductor is shown in Figure 5.
Inductor Peak Current vs. Inductor
1.2
Three events can shut down the chip: EN low, V
low, and thermal shutdown. In the shutdown
IN
procedure starts by initially blocking the signaling path to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not
1
0.8
0.6
0.4
subject to this shutdown command.
0.2
0
01234567
Figure5—Inductor Peak Current vs. Inductor
MP1469 Rev. 1.01 www.MonolithicPower.com 11 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 12
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
APPLICATION INFORMATION
Setting the Output Voltage
The external resistor divider sets the output voltage. The feedback resistor R1 also sets the feedback-loop bandwidth through the internal compensation capacitor (see the Typical Application circuit). Choose R1 and R2 by:
R1
OUT
R2
−
R1
1
is low.
OUT
VOUT
R2
=
V
0.8V
Use a T-type network for when V
FB
RT
Figure 6: T-Type Network
Table 1 lists the recommended T-type resistors value for common output voltages.
Table 1: Resistor Selection for Common Output
Voltages
V
(V) R1 (kΩ) R2 (kΩ) Rt (kΩ)
OUT
1.05 10(1%) 32.4(1%) 150(1%)
1.2 20.5(1%) 41.2(1%) 130(1%)
1.8 40.2(1%) 32.4(1%) 100(1%)
2.5 40.2(1%) 19.1(1%) 59(1%)
3.3 40.2(1%) 13(1%) 59(1%)
5 40.2(1%) 7.68(1%) 59(1%)
Δ
I
L
+=
II
LOAD)MAX(L
2
Under light-load conditions (below 100mA), use a larger inductance for improved efficiency.
Selecting the Input Capacitor
The input current to the step-down converter is discontinuous, and therefore requires a capacitor to both supply the AC current to the step-down converter and maintain the DC input voltage. Use low ESR capacitors for the best performance, such as ceramic capacitors with X5R or X7R dielectrics of their low ESR and small temperature coefficients. A 22µF capacitor is sufficient for most applications.
The input capacitor (C1) requires an adequate ripple current rating because it absorbs the input switching. Estimate the RMS current in the input capacitor with:
⎛
V
OUT
⎜
×
−×=
II
LOAD1C
1
⎜
V
IN
⎝
The worst-case condition occurs at VIN = 2V
V
OUT
V
⎞ ⎟
⎟
IN
⎠
,
OUT
where:
I
LOAD
=
I
1C
2
For simplification, choose an input capacitor with an RMS current rating greater than half the maximum load current.
Selecting the Inductor
The input capacitor can be electrolytic, tantalum, or ceramic. Place a small, high-quality, ceramic
Use a 1µH-to-10µH inductor with a DC current rating of at least 25% percent higher than the maximum load current for most applications. For highest efficiency, select an inductor with a DC resistance less than 15m. For most designs, derive the inductance value from the following equation.
V(VV)
×−
Where I
OUT IN OUT
L
=
1
VIf
×Δ ×
IN L OSC
is the inductor ripple current. Choose
L
an inductor current approximately 30% of the maximum load current. The maximum inductor peak current is:
MP1469 Rev. 1.01 www.MonolithicPower.com 12 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
capacitor (0.1F) as close to the IC as possible when using electrolytic or tantalum capacitors. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive input voltage ripple. Estimate the input voltage ripple caused by the capacitance with:
IV V
LOAD OUT OUT
V1
Δ= × ×−
IN
fC1V V
×
SIN
⎛⎞ ⎜⎟
IN
⎝⎠
Selecting the Output Capacitor
The output capacitor (C2) maintains the DC output voltage. Use ceramic, tantalum, or low­ESR electrolytic capacitors. Use low ESR
Page 13
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
capacitors to limit the output voltage ripple. Estimate the output voltage ripple with:
V1R
Δ= ×− × +
Where L
VV
OUT ESR
fL V 8fC2
S1 IN S
is the inductor value and R
1
⎛⎞
OUT OUT
⎜⎟
×××
⎝⎠
⎛⎞ ⎜⎟
1
⎝⎠
is the
ESR
equivalent series resistance (ESR) of the output capacitor.
For ceramic capacitors, the capacitance dominates the impedance at the switching frequency and causes most of the output voltage ripple. For simplification, estimate the output voltage ripple with:
VV
V1
=×−
OUT
OUT OUT
2
×××
8f L C2
S1
⎛⎞ ⎜⎟ ⎝⎠
V
IN
For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with:
V1R
VV
=×−×
OUT ESR
fL V
S1
⎛⎞
OUT OUT
⎜⎟
×
IN
⎝⎠
The characteristics of the output capacitor also affect the stability of the regulation system. The MP1469 can be optimized for a wide range of capacitance and ESR values.
External Bootstrap Diode
An external bootstrap (BST) diode can enhance the efficiency of the regulator givien the following applicable conditions:
For most applications, use an IN4148 for the external BST diode is IN4148, and a 1µF capacitor for the BST cap.
PC Board Layout
PCB layout is very important to achieve stable operation. For best results, use the following guidelines and Figure 8 as reference.
1) Keep the connection between the input ground and GND pin as short and wide as possible.
2) Keep the connection between the input capacitor and IN pin as short and wide as possible.
3) Use short and direct feedback connections. Place the feedback resistors and compensation components as close to the chip as possible.
4) Route SW away from sensitive analog areas such as FB.
C3
R3
R1
R7
R2
R5
VIN
C1A
C5
6
12
C1
R6
45
R4
C4
3
3
GND
SW
C2
C2A
L1
OUT
V
z V
z Duty cycle is high: D=
is 5V or 3.3V; and
OUT
V
OUT
V
>65%
IN
Connect the external BST diode from the output of voltage regulator to the BST pin, as shown in Figure 7.
External BST Diode IN4148
R4
BST
MP1469
SW
L
C
OUT
5V or 3.3V
Figure 7: Optional External Bootstrap Diode
MP1469 Rev. 1.01 www.MonolithicPower.com 13 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 14
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
Design Example
Below is a design example following the application guidelines for the specifications:
Table 2—Design Example
12V
V
IN
V
3.3V
OUT
Io 1.5A
The detailed application schematic is shown in Figure 9. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more device applications, please refer to the related Evaluation Board Datasheets.
MP1469 Rev. 1.01 www.MonolithicPower.com 14 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 15
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
TYPICAL APPLICATION CIRCUITS
1
VIN
GND
EN
GND
R6
NS
R5
100k
GND
NS
C1
25V
C5
C1A
25V
GND
IN
MP1469
5
EN
GND
2
BST
SW
FB
R4
0
4
C4
40.2k
R2
7.68k
C3
NS
R1
L1
GND
5V/1.5A
C2
NS
GND
C2A
VOUT
GND
3
6
R3
NS
R7
59k
SW
VIN
GND
EN
VIN
GND
EN
GND
R6
NS
GND
R6
NS
GND
GND
R5
100k
R5
100k
GND
GND
C5
NS
C5
NS
C1
25V
C1
25V
GND
GND
C1A
25V
C1A
25V
1
IN
MP1469
5
EN
1
IN
MP1469
5
EN
GND
Figure 8: 12VIN, 5V/1.5A
R4
BST
SW
4
3
0
R3
NS
6
GND
2
GND
FB
Figure 9: 12VIN, 3.3V/1.5A
R4
0
R3
NS
GND
2
BST
SW
FB
4
3
6
R7
59k
R7
59k
C4
C4
GND
SW
GND
SW
40.2k
R2
13k
40.2k
R2
19.1k
C3
NS
R1
C3
NS
R1
L1
L1
GND
GND
GND
3.3V/1.5A
C2
NS
GND
2.5V/1.5A
C2
NS
GND
C2A
GND
C2A
VOUT
GND
VOUT
GND
GND
GND
GND
GND
Figure 10: 12VIN, 2.5V/1.5A
MP1469 Rev. 1.01 www.MonolithicPower.com 15 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 16
VIN
GND
EN
GND
R6
NS
R5
100k
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
R4
0
4
C4
40.2k
R2
32.4k
C3
NS
R1
L1
GND
1.8V/1.5A
C2
NS
GND
SW
3
6
R3
NS
R7
100k
GND
NS
C1
25V
C5
GND
C1A
25V
1
IN
MP1469
5
EN
GND
2
BST
SW
FB
VOUT
C2A
GND
VIN
GND
EN
GND
R6
NS
GND
GND
R5
100k
GND
NS
C1
25V
C5
GND
C1A
25V
1
IN
MP1469
5
EN
GND
Figure 11: 12VIN, 1.8V/1.5A
R4
0
4
BST
3
GND
2
GND
SW
FB
6
R3
NS
R7
130k
Figure 12: 12VIN, 1.2V/1.5A
C4
GND
SW
GND
20.5k
R2
41.2k
C3
NS
R1
L1
GND
1.2V/1.5A
C2
NS
GND
GND
C2A
GND
VOUT
GND
MP1469 Rev. 1.01 www.MonolithicPower.com 16 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 17
MP1469 – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS
PACKAGE INFORMATION
2.80
3.00
46
See Not e 7 EXAMPLE TOP MARK
PIN 1
AAAA
13
TSOT23-6
1.50
1.70
2.60
3.00
1.20 TYP
0.60 TYP
0.95
BSC
2.60 TYP
0.84
0.90
0.30
0.50
GAUGE PLANE
0.25 BSC
TOP VIEW
0.95 BSC
1.00 MAX
SEATING PL ANE
0.00
0.10
RECOMMENDED LAND PATTERN
SEE DET AIL "A"
FRONT VIEW SIDE VIEW
NOTE:
1) ALL DIMENSIONS ARE IN MILLIMETERS.
2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROT RUSION OR GATE B URR.
3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROT RUSION.
4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AB.
6) DRAWING IS NOT TO SCALE.
7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)
o
0o-8
DETAIL “ A”
0.30
0.50
0.09
0.20
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.
MP1469 Rev. 1.01 www.MonolithicPower.com 17 8/26/2013 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.
Page 18
Loading...