Page 1
TL/F/5911
MM54C906/MM74C906 Hex Open Drain N-Channel Buffers
MM54C907/MM74C907 Hex Open Drain P-Channel Buffers
March 1988
MM54C906/MM74C906
Hex Open Drain N-Channel Buffers
MM54C907/MM74C907
Hex Open Drain P-Channel Buffers
General Description
These buffers employ monolithic CMOS technology in
achieving open drain outputs. The MM54C906/MM74C906
consists of six inverters driving six N-channel devices; and
the MM54C907/MM74C907 consists of six inverters driving
six P-channel devices. The open drain feature of these buffers makes level shifting or wire AND and wire OR functions
by just the addition of pull-up or pull-down resistors. All inputs are protected from static discharge by diode clamps to
V
CC
and to ground.
Features
Y
Wide supply voltage range 3V to 15V
Y
Guaranteed noise margin 1V
Y
High noise immunity 0.45 VCC(typ.)
Y
High current sourcing and sinking
open drain outputs
Connection and Logic Diagrams
Dual-In-Line Package
TL/F/5911– 1
Top View
Order Number MM54C906, MM54C907, MM74C906 or MM74C907
MM54C906/MM74C906
TL/F/5911– 2
MM54C907/MM74C907
TL/F/5911– 3
C
1995 National Semiconductor Corporation RRD-B30M105/Printed in U. S. A.
Page 2
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.
Voltage at Any Input Pin
b
0.3V to V
CC
a
0.3V
Voltage at Any Output Pin
MM54C906/MM74C906
b
0.3V toa18V
MM54C907/MM74C907 V
CC
b
18 to V
CC
a
0.3V
Operating Temperature Range
MM54C906/MM54C907
b
55§Ctoa125§C
MM74C906/MM74C907
b
40§Ctoa85§C
Storage Temperature Range
b
65§Ctoa150§C
Power Dissipation
Dual-In-Line 700 mW
Small Outline 500 mW
Operating V
CC
Range 3V to 15V
Absolute Maximum V
CC
18V
Lead Temperature (TL)
(Soldering, 10 seconds) 260
§
C
DC Electrical Characteristics Min/Max limits apply across temperature range unless otherwise noted
Symbol Parameter Conditions Min Typ Max Units
CMOS TO CMOS
V
IN(1)
Logical ‘‘1’’ Input Voltage V
CC
e
5V 3.5 V
V
CC
e
10V 8.0 V
V
IN(0)
Logical ‘‘0’’ Input Voltage V
CC
e
5V 1.5 V
V
CC
e
10V 2 V
I
IN(1)
Logical ‘‘1’’ Input Current V
CC
e
15V, V
IN
e
15V 0.005 1 mA
I
IN(0)
Logical ‘‘0’’ Input Current V
CC
e
15V, V
IN
e
0V
b
1.0
b
0.005 mA
I
CC
Supply Current V
CC
e
15V, Output Open 0.05 15 mA
Output Leakage
MM54C906 V
CC
e
4.5V, V
IN
e
V
CC
b
1.5V
0.005 5 mA
V
CC
e
4.5V, V
OUT
e
18V
MM74C906 V
CC
e
4.75V, V
IN
e
V
CC
b
1.5V
0.005 5 mA
V
CC
e
4.75V, V
OUT
e
18V
MM54C907 V
CC
e
4.5V, V
IN
e1Va
0.1 V
CC
0.005 5 mA
V
CC
e
4.5V, V
OUT
e
V
CC
b
18V
MM74C907 V
CC
e
4.75V, V
IN
e1Va
0.1 V
CC
0.005 5 mA
V
CC
e
4.75V, V
OUT
e
V
CC
b
18V
CMOS/LPTTL INTERFACE
V
IN(1)
Logical ‘‘1’’ Input Voltage 54C, V
CC
e
4.5V V
CC
b
1.5V V
74C, V
CC
e
4.75V V
CC
b
1.5V V
V
IN(0)
Logical ‘‘0’’ Input Voltage 54C, V
CC
e
4.5V 0.8 V
74C, V
CC
e
4.75V 0.8 V
OUTPUT DRIVE CURRENT
MM54C906 V
CC
e
4.5V, V
IN
e1Va
0.1 V
CC
V
CC
e
4.5V, V
OUT
e
0.5V 2.1 8.0 mA
V
CC
e
4.5V, V
OUT
e
1.0V 4.2 12.0 mA
MM74C906 V
CC
e
4.75V, V
IN
e1Va
0.1 V
CC
V
CC
e
4.75V, V
OUT
e
0.5V 2.1 8.0 mA
V
CC
e
4.75V, V
OUT
e
1.0V 4.2 12.0 mA
MM54C907 V
CC
e
4.5V, V
IN
e
V
CC
b
1.5V
V
CC
e
4.5V, V
OUT
e
V
CC
b
0.5V
b
1.05
b
1.5 mA
V
CC
e
4.5V, V
OUT
e
V
CC
b
1V
b
2.1
b
3.0 mA
MM74C907 V
CC
e
4.75V, V
IN
e
V
CC
b
1.5V
V
CC
e
4.75V, V
OUT
e
V
CC
b
0.5V
b
1.05
b
1.5 mA
V
CC
e
4.75V, V
OUT
e
V
CC
b
1V
b
2.1
b
3.0 mA
MM54C906/MM74C906 V
CC
e
10V, V
IN
e
2V
V
CC
e
10V, V
OUT
e
0.5V 4.2
b
20 mA
V
CC
e
10V, V
OUT
e
1V 8.4
b
30 mA
MM54C907/MM74C907 V
CC
e
10V, V
IN
e
8V
V
CC
e
10V, V
OUT
e
9.5V
b
2.1
b
4.0 mA
V
CC
e
10V, V
OUT
e
9V
b
4.2
b
8.0 mA
2
Page 3
AC Electrical Characteristics* T
A
e
25§C, C
L
e
50 pF, unless otherwise specified
Symbol Parameter Conditions Min Typ Max Units
t
pd
Propagation Delay Time
to a Logical ‘‘0’’
MM54C906/MM74C906 V
CC
e
5.0V, Re10k 150 ns
V
CC
e
10V, Re10k 75 ns
MM54C907/MM74C907 V
CC
e
5.0V (Note 4) 150a0.7 RC ns
V
CC
e
10V (Note 4) 75a0.7 RC ns
t
pd
Propagation Delay Time
to a Logical ‘‘1’’
MM54C906/MM74C906 V
CC
e
5.0V (Note 4) 150a0.7 RC ns
V
CC
e
10V (Note 4) 75a0.7 RC ns
MM54C907/MM74C907 V
CC
e
5.0V, Re10k 150 ns
V
CC
e
10V, Re10k 75 ns
C
IN
Input Capacitance (Note 2) 5.0 pF
C
OUT
Output Capacity (Note 2) 20 pF
C
PD
Power Dissipation Capacity (Note 3) Per Buffer 30 pF
*AC Parameters are guaranteed by DC correlated testing.
Note 1: ‘‘Absolute Maximum Ratings’’ are those values beyond which the safety of the device cannot be guaranteed. Except for ‘‘Operating Temperature Range’’
they are not meant to imply that the devices should be operated at these limits. The table of ‘‘Electrical Characteristics’’ provides conditions for actual device
operation.
Note 2: Capacitance is guaranteed by periodic testing.
Note 3: C
PD
determines the no load AC power consumption of any CMOS device. For complete explanation see 54C/74C Family Characteristics Application Note,
AN-90. (Assumes outputs are open).
Note 4: ‘‘C’’ used in calculating propagation includes output load capacity (C
L
) plus device output capacity (C
OUT
).
Typical Applications
Wire OR Gate
TL/F/5911– 4
Note: Can be extended to more than 2 inputs.
Wire AND Gate
TL/F/5911– 5
Note: Can be extended to more than 2 inputs.
CMOS or TTL to PMOS Interface
Note: V
CC
a
V
DD
s
18V
V
CC
s
15V
TL/F/5911– 6
CMOS or TTL to CMOS at a Higher V
CC
TL/F/5911– 7
3
Page 4
MM54C906/MM74C906 Hex Open Drain N-Channel Buffers
MM54C907/MM74C907 Hex Open Drain P-Channel Buffers
Physical Dimensions inches (millimeters)
Ceramic Dual-In-Line Package (J)
Order Number MM54C906J, MM54C907J, MM74C906J, MM74C907J
NS Package Number J14A
Molded Dual-In-Line Package (N)
Order Number MM54C906N, MM54C907N, MM74C906N or MM74C907N
NS Package Number N14A
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant support device or system whose failure to perform can
into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life
failure to perform, when properly used in accordance support device or system, or to affect its safety or
with instructions for use provided in the labeling, can effectiveness.
be reasonably expected to result in a significant injury
to the user.
National Semiconductor National Semiconductor National Semiconductor National Semiconductor
Corporation Europe Hong Kong Ltd. Japan Ltd.
1111 West Bardin Road Fax: (
a
49) 0-180-530 85 86 13th Floor, Straight Block, Tel: 81-043-299-2309
Arlington, TX 76017 Email: cnjwge@tevm2.nsc.com Ocean Centre, 5 Canton Rd. Fax: 81-043-299-2408
Tel: 1(800) 272-9959 Deutsch Tel: (
a
49) 0-180-530 85 85 Tsimshatsui, Kowloon
Fax: 1(800) 737-7018 English Tel: (
a
49) 0-180-532 78 32 Hong Kong
Fran3ais Tel: (
a
49) 0-180-532 93 58 Tel: (852) 2737-1600
Italiano Tel: (
a
49) 0-180-534 16 80 Fax: (852) 2736-9960
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
Loading...