The MCP1403/4/5 are a family of dual-inverting, dualnon-inverting, or complimentary output drivers. They
can delivery high peak currents of 4.5A typically into
capacitive loads. These devices also feature low shootthrough current, matched rise/fall times and
propagation delays.
The MCP1403/4/5 drivers operate from a 4.5V to 18V
single power supply and can easily charge and
discharge 2200 pF gate capacitance in under 15 ns
(typ). They provide low enough impedances in both the
on and off states to ensure the MOSFETs intended
state will not be affected, even by large transients. The
input to the MCP1403/4/5 may be driven directly from
either TTL or CMOS (3V to 18V).
The MCP1403/4/5 dual-output 4.5A driver family is
offered in both surface-mount and pin-through-hole
packages with a -40
The low thermal resistance of the thermally enhanced
DFN package allows for greater power dissipation
capability for driving heavier capacitive or resistive
loads.
These devices are highly latch-up resistant under any
conditions within their power and voltage ratings. They
are not subject to damage when up to 5V of noise
spiking (of either polarity) occurs on the ground pin. All
terminals are fully protect against Electrostatic
Discharge (ESD) up to 4 kV.
)................................................50 mA
IN>VDD
+ 0.3V) to (GND – 5V)
DD
† Notice: Stresses above those listed under "Maximum
Ratings" may cause permanent damage to the device. This is
a stress rating only and functional operation of the device at
those or any other conditions above those indicated in the
operational sections of this specification is not intended.
Exposure to maximum rating conditions for extended periods
may affect device reliability.
DC CHARACTERISTICS (NOTE 2)
Electrical Specifications: Unless otherwise indicated, TA = +25°C, with 4.5V ≤ VDD ≤ 18V.
Note:The graphs and tables provided following this note are a statistical summary based on a limited number of
samples and are provided for informational purposes only. The performance characteristics listed herein
are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified
operating range (e.g., outside specified power supply range) and therefore outside the warranted range.
Note: Unless otherwise indicated, TA = +25°C with 4.5V ≤ VDD ≤ 18V.
loss seen by both drivers in a package
during one complete cycle. For a single driver, divide the stated value by 2.
For a single transition of a single driver
divide the stated value by 4.
Typical Performance Curves (Continued)
Note: Unless otherwise indicated, TA = +25°C with 4.5V ≤ VDD ≤ 18V.
The descriptions of the pins are listed in Table 3-1.
MCP1403/4/5
TABLE 3-1:PIN FUNCTION TABLE
8-Pin
PDIP
SOIC
111NCNo Connection
222IN AControl Input for Output A
——3NCNo Connection
334GNDGround
——5GNDGround
——6NCNo Connection
447IN BControl Input for Output B
——8NCNo Connection
——9NCNo Connection
5510OUT BOutput B
——11OUT BOutput B
6612V
——13V
7714OUT AOutput A
——15OUT AOutput A
8816NCNo Connection
—PAD—NCExposed Metal Pad
Note 1: Duplicate pins must be connected for proper operation.
8-Pin
DFN
16-Pin
SOIC
SymbolDescription
DD
DD
(1)
Supply Input
Supply Input
3.1Supply Input (VDD)
VDD is the bias supply input for the MOSFET driver and
has a voltage range of 4.5V to 18V. This input must be
decoupled to ground with a local capacitor. This bypass
capacitor provides a localized low-impedance path for
the peak currents that are to be provided to the load.
3.2Control Inputs A and B
The MOSFET driver input is a high-impedance, TTL/
CMOS-compatible input. The input also has hysteresis
between the high and low input levels, allowing them to
be driven from slow rising and falling signals, and to
provide noise immunity.
3.3Ground (GND)
Ground is the device return pin. The ground pin should
have a low impedance connection to the bias supply
source return. High peak currents will flow out the
ground pin when the capacitive load is being
discharged.
3.4Outputs A and B
Outputs A and B are CMOS push-pull output that is
capable of sourcing and sinking 4.5A of peak current
(VDD = 18V). The low output impedance ensures the
gate of the external MOSFET will stay in the intended
state even during large transients. These output also
has a reverse current latch-up rating of 1.5A.
3.5Exposed Metal Pad
The exposed metal pad of the DFN package is not
internally connected to any potential. Therefore, this
pad can be connected to a ground plane or other
copper plane on a printed circuit board to aid in heat
removal from the package.
MOSFET drivers are high-speed, high current devices
which are intended to source/sink high peak currents to
charge/discharge the gate capacitance of external
MOSFETs or IGBTs. In high frequency switching
power supplies, the PWM controller may not have the
drive capability to directly drive the power MOSFET. A
MOSFET driver like the MCP1403/4/5 family can be
used to provide additional source/sink current
capability.
4.2MOSFET Driver Timing
The ability of a MOSFET driver to transition from a fully
off state to a fully on state are characterized by the drivers rise time (tR), fall time (tF), and propagation delays
and tD2). The MCP1403/4/5 family of drivers can
(t
D1
typically charge and discharge a 2200 pF load capacitance in 15 ns along with a typical matched propagation delay of 40 ns. Figure 4-1 and Figure 4-2 show the
test circuit and timing waveform used to verify the
MCP1403/4/5 timing.
Careful layout and decoupling capacitors are highly
recommended when using MOSFET drivers. Large
currents are required to charge and discharge
capacitive loads quickly. For example, 2.5A are needed
to charge a 2200 pF load with 18V in 16 ns.
To operate the MOSFET driver over a wide frequency
range with low supply impedance a ceramic and low
ESR film capacitor are recommended to be placed in
parallel between the driver V
and GND. A 1.0 µF low
DD
ESR film capacitor and a 0.1 µF ceramic capacitor
placed between
VDD and GND pins should be used.
These capacitors should be placed close to the driver
to minimized circuit board parasitics and provide a local
source for the required current.
4.4PCB Layout Considerations
Proper PCB layout is important in a high current, fast
switching circuit to provide proper device operation and
robustness of design. PCB trace loop area and
inductance should be minimized by the use of ground
planes or trace under MOSFET gate drive signals,
separate analog and power grounds, and local driver
decoupling.
MCP1403/4/5
P
T
PLP
Q
P
CC
++=
Where:
P
T
= Total power dissipation
P
L
= Load power dissipation
P
Q
= Quiescent power dissipation
P
CC
= Operating power dissipation
P
L
fC
T
×V
DD
2
×=
Where:
f = Switching frequency
C
T
= Total load capacitance
V
DD
= MOSFET driver supply voltage
P
Q
I
QH
DIQL1D–()×+×()VDD×=
Where:
I
QH
= Quiescent current in the high state
D = Duty cycle
I
QL
= Quiescent current in the low state
V
DD
= MOSFET driver supply voltage
P
CC
CCf×VDD×=
Where:
CC = Cross-conduction constant (A*sec)
f = Switching frequency
V
DD
= MOSFET driver supply voltage
Placing a ground plane beneath the MCP1403/4/5 will
help as a radiated noise shield as well as providing
some heat sinking for power dissipated within the
device.
4.5Power Dissipation
The total internal power dissipation in a MOSFET driver
is the summation of three separate power dissipation
elements.
4.5.1CAPACITIVE LOAD DISSIPATION
The power dissipation caused by a capacitive load is a
direct function of frequency, total capacitive load, and
supply voltage. The power lost in the MOSFET driver
for a complete charging and discharging cycle of a
MOSFET is:
4.5.2QUIESCENT POWER DISSIPATION
The power dissipation associated with the quiescent
current draw depends upon the state of the input pin.
The MCP1403/4/5 devices have a quiescent current
draw when both inputs are high of 1.0 mA (typ) and
0.15 mA (typ) when both inputs are low. The quiescent
power dissipation is:
4.5.3OPERATING POWER DISSIPATION
The operating power dissipation occurs each time the
MOSFET driver output transitions because for a very
short period of time both MOSFETs in the output stage
are on simultaneously. This cross-conduction current
leads to a power dissipation describes as:
YYear code (last digit of calendar year)
YYYear code (last 2 digits of calendar year)
WWWeek code (week of January 1 is week ‘01’)
NNNAlphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
*This package is Pb-free. The Pb-free JEDEC designator ()
can be found on the outer packaging for this package.
Note:In the event the full Microchip part number cannot be marked on one line, it will
be carried over to the next line, thus limiting the number of available
characters for customer-specific information.
8-Lead Plastic Dual Flat, No Lead Package (MF) – 6x5 mm Body [DFN-S]
PUNCH SINGULATED
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package may have one or more exposed tie bars at ends.
3. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Note:For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
UnitsMILLIMETERS
Dimension LimitsMINNOMMAX
Number of PinsN8
Pitche1.27 BSC
Overall HeightA–0.851.00
Molded Package ThicknessA2–0.650.80
Standoff A10.000.010.05
Base ThicknessA30.20 REF
Overall LengthD4.92 BSC
Molded Package LengthD14.67 BSC
Exposed Pad LengthD23.854.004.15
Overall WidthE5.99 BSC
Molded Package WidthE15.74 BSC
Exposed Pad WidthE22.162.312.46
Contact Widthb0.350.400.47
Contact LengthL0.500.600.75
Contact-to-Exposed PadK0.20––
Model Draft Angle Topφ––12°
8-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]
Notes:
1. Pin 1 visual index feature may vary, but must be located with the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Note:For the most current package drawings, please see the Microchip Packaging Specification located at
http://www.microchip.com/packaging
UnitsINCHES
Dimension LimitsMINNOMMAX
Number of PinsN8
Pitche.100 BSC
Top to Seating PlaneA––.210
Molded Package ThicknessA2.115.130.195
Base to Seating PlaneA1.015––
Shoulder to Shoulder WidthE.290.310.325
Molded Package WidthE1.240.250.280
Overall LengthD.348.365.400
Tip to Seating PlaneL.115.130.150
Lead Thicknessc.008. 010.015
Upper Lead Widthb1.040.060.070
Lower Lead Widthb.014.018.022
Overall Row Spacing §eB––.430
16-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]
Notes:
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.
BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Note:For the most current package drawings, please see the Microchip Packaging Specification located at
Note the following details of the code protection feature on Microchip devices:
•Microchip products meet the specification contained in their particular Microchip Data Sheet.
•Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
intended manner and under normal conditions.
•There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data
Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
•Microchip is willing to work with the customer who is concerned about the integrity of their code.
•Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
mean that we are guaranteeing the product as “unbreakable.”
Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our
products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts
allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.
Information contained in this publication regarding device
applications and the like is provided only for your convenience
and may be superseded by updates. It is your responsibility to
ensure that your application meets with your specifications.
MICROCHIP MAKES NO REPRESENTATIONS OR
WARRANTIES OF ANY KIND WHETHER EXPRESS OR
IMPLIED, WRITTEN OR ORAL, STATUTORY OR
OTHERWISE, RELATED TO THE INFORMATION,
INCLUDING BUT NOT LIMITED TO ITS CONDITION,
QUALITY, PERFORMANCE, MERCHANTABILITY OR
FITNESS FOR PURPOSE. Microchip disclaims all liability
arising from this information and its use. Use of Microchip
devices in life support and/or safety applications is entirely at
the buyer’s risk, and the buyer agrees to defend, indemnify and
hold harmless Microchip from any and all damages, claims,
suits, or expenses resulting from such use. No licenses are
conveyed, implicitly or otherwise, under any Microchip
intellectual property rights.
Trademarks
The Microchip name and logo, the Microchip logo, Accuron,
dsPIC, K
EELOQ, KEELOQ logo, microID, MPLAB, PIC,
PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are
registered trademarks of Microchip Technology Incorporated
in the U.S.A. and other countries.
AmpLab, FilterLab, Linear Active Thermistor, Migratable
Memory, MXDEV, MXLAB, SEEVAL, SmartSensor and The
Embedded Control Solutions Company are registered
trademarks of Microchip Technology Incorporated in the
U.S.A.
Analog-for-the-Digital Age, Application Maestro, CodeGuard,
dsPICDEM, dsPICDEM.net, dsPICworks, ECAN,
ECONOMONITOR, FanSense, FlexROM, fuzzyLAB,
In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi,
MPASM, MPLAB Certified logo, MPLIB, MPLINK, PICkit,
PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal,
PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select
Mode, Smart Serial, SmartTel, Total Endurance, UNI/O,
WiperLock and ZENA are trademarks of Microchip
Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated
in the U.S.A.
All other trademarks mentioned herein are property of their
respective companies.
Microchip received ISO/TS-16949:2002 certification for its worldwide
headquarters, design and wafer fabrication facilities in Chandler and
Tempe, Arizona; Gresham, Oregon and design centers in California
and India. The Company’s quality system processes and procedures
are for its PIC
devices, Serial EEPROMs, microperipherals, nonvolatile memory and
analog products. In addition, Microchip’s quality system for the design
and manufacture of development systems is ISO 9001:2000 certified.