Datasheet MCM6229BBXJ35R2, MCM6229BBEJ15, MCM6229BBXJ25R2, MCM6229BBXJ35, MCM6229BBXJ20R2 Datasheet (Motorola)

MOTOROLA

SEMICONDUCTOR TECHNICAL DATA

Product Preview

Order this document

by MCM6229BB/D

MCM6229BB

256K x 4 Bit Static Random
Access Memory

The MCM6229BB is a 1,048,576 bit static random access memory organized
as 262,144 words of 4 bits. Static design eliminates the need for external clocks
or timing strobes while CMOS circuitry reduces power consumption and provides
for greater reliability .

The MCM6229BB is equipped with both chip enable (E
pins, allowing for greater system flexibility and eliminating bus contention problems.

The MCM6229BB is available in 300 mil and 400 mil, 28 lead surface–mount
SOJ packages.

• Single 5 V ± 10% Power Supply

• Fast Access Times: 15/17/20/25/35 ns

• Equal Address and Chip Enable Access Times

• All Inputs and Outputs are TTL Compatible and L VTTL Compatible

• Three State Outputs

• Low Power Operation: 155/150/135/130/110 mA Maximum, Active AC

BLOCK DIAGRAM

A
A
A

A
A

A
A
A

ROW

DECODER

MEMORY MATRIX

512 ROWS x

2048 COLUMNS

) and output enable (G)

XJ PACKAGE

400 MIL SOJ

CASE 810–03

EJ PACKAGE

300 MIL SOJ

CASE 810B–03

PIN ASSIGNMENTS

1

A
A

2
3

A
A

4
5

A

6

A
A

7

8

A
A

9

A

10
11

A

12

E

13

G

V

14

SS

28
27
26
25
24
23
22
21

20
19
18
17
16
15

V

CC

A
A

A
A
A
A
A
NC*

DQ
DQ

DQ

DQ
W

A

DQ

INPUT

DATA

CONTROL

DQ

A

A

E

W

G

This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice.

11/7/96

 Motorola, Inc. 1995

MOTOROLA FAST SRAM

COLUMN I/O

COLUMN DECODER

A

A

A

A Address Inputs. . . . . . . . . . . . . . . . . . . .

W
G
E

AA

A

A

DQ Data Inputs/Outputs. . . . . . . . . . . . .

V

CC

V

SS

NC* No Connection. . . . . . . . . . . . . . . . .

*If not used for no connect, then do not ex-

ceed voltages of – 0.5 to VCC + 0.5 V.
This pin is used for manufacturing diag­nostics.

PIN NAMES

Write Enable. . . . . . . . . . . . . . . . . . . . .

Output Enable. . . . . . . . . . . . . . . . . . .

Chip Enable. . . . . . . . . . . . . . . . . . . . . .

+ 5 V Power Supply. . . . . . . . . . . . .

MCM6229BB

Ground. . . . . . . . . . . . . . . . . . . . . . .

1

TRUTH TABLE

E G W Mode I/O Pin Cycle Current

H X X Not Selected High–Z — I
L H H Output Disabled High–Z — I
L L H Read D
L X L Write D

H = High, L = Low, X = Don’t Care

out

in

Read I
Write I

SB1

, I

CCA
CCA
CCA

SB2

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating

Power Supply Voltage Relative to V
Voltage Relative to VSS for Any Pin

Except V

Output Current (per I/O) I
Power Dissipation P

Temperature Under Bias T
Operating Temperature T
Storage Temperature T

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are

CC

exceeded. Functional operation should be restricted to RECOMMENDED OPER­ATING CONDITIONS. Exposure to higher than recommended voltages for
extended periods of time could affect device reliability.

SS

Symbol Value Unit

V

CC

Vin, V

out

bias

stg

out

D

A

– 0.5 to 7.0 V

– 0.5 to VCC + 0.5 V

± 20

1.0 W

– 10 to + 85 °C

0 to + 70 °C

– 55 to + 150 °C

mA

This device contains circuitry to protect the
inputs against damage due to high static volt­ages or electric fields; however, it is advised
that normal precautions be taken to avoid
application of any voltage higher than maxi­mum rated voltages to these high–impedance
circuits.

This CMOS memory circuit has been de­signed to meet the dc and ac specifications
shown in the tables, after thermal equilibrium
has been established. The circuit is in a test
socket or mounted on a printed circuit board
and transverse air flow of at least 500 linear feet
per minute is maintained.

DC OPERA TING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ± 10%, TA = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter Symbol Min Max Unit

Supply Voltage (Operating Voltage Range) V
Input High Voltage V
Input Low Voltage V

*VIL (min) = – 0.5 V dc; VIL (min) = – 2.0 V ac (pulse width ≤ 20 ns).

**VIH (max) = VCC + 0.3 V dc; VIH (max) = VCC + 2 V ac (pulse width ≤ 20 ns).

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter Symbol Min Max Unit

Input Leakage Current (All Inputs, Vin = 0 to VCC) I
Output Leakage Current (E = VIH, V
AC Active Supply Current (I

VIL or VIH, VIL = 0, VIH ≥ 3 V, cycle time ≥ t
VCC = max) MCM6229BB–20: t

AC Standby Current (VCC = max, E = VIH, f = f

CMOS Standby Current (E ≥ VCC – 0.2 V, Vin ≤ VSS + 0.2 V
or ≥ VCC – 0.2 V, VCC = max, f = 0 MHz)

Output Low Voltage (IOL = + 8.0 mA) V
Output High Voltage (IOH = – 4.0 mA) V

out

= 0 to VCC) I

out

= 0 mA, all inputs = MCM6229BB–15: t

min, MCM6229BB–17: t

AVAV

MCM6229BB–25: t
MCM6229BB–35: t

) MCM6229BB–15: t

max

MCM6229BB–17: t
MCM6229BB–20: t
MCM6229BB–25: t
MCM6229BB–35: t

AVAV
AVAV
AVAV
AVAV
AVAV

AVAV
AVAV
AVAV
AVAV
AVAV

= 15 ns
= 17 ns
= 20 ns
= 25 ns
= 35 ns

= 15 ns
= 17 ns
= 20 ns
= 25 ns
= 35 ns

CC

IH

IL

lkg(I)

lkg(O)
I

CCA

I

SB1

I

SB2

OL

OH

4.5 5.5 V

2.2 VCC + 0.3** V

– 0.5* 0.8 V

— ± 1 µA
— ± 1 µA
—

—
—
—
—

—
—
—
—
—

— 5 mA

— 0.4 V

2.4 — V

155
150
135
130
110

45
40
35
30
25

mA

mA

MCM6229BB
2

MOTOROLA FAST SRAM

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T

Input Capacitance All Inputs Except Clocks and DQs

I/O Capacitance DQ C

= 25°C, Periodically Sampled Rather Than 100% Tested)

A

Characteristic

E

, G, and W

Symbol Typ Max Unit

C

in

C

ck

I/O

4
5

5 8 pF

6
8

AC OPERA TING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ± 10%, TA = 0 to + 70°C, Unless Otherwise Noted)

Input Pulse Levels 0 to 3.0 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input Rise/Fall Time 2 ns. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input Timing Measurement Reference Level 1.5 V. . . . . . . . . . . . . . .

READ CYCLE TIMING (See Notes 1, 2, and 3)

6229BB–15 6229BB–17 6229BB–20 6229BB–25 6229BB–35

Parameter Symbol Min Max Min Max Min Max Min Max Min Max Unit Notes

Read Cycle Time t
Address Access Time t
Enable Access Time t
Output Enable Access Time t
Output Hold from Address

Change
Enable Low to Output Active t
Output Enable Low to Output

Active
Enable High to Output High–Z t
Output Enable High to Output

High–Z

NOTES:

1. W

is high for read cycle.

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus con­tention conditions during read and write cycles.

3. All timings are referenced from the last valid address to the first transitioning address.

4. Addresses valid prior to or coincident with E

5. At any given voltage and temperature, t
and from device to device.

6. Transition is measured ± 500 mV from steady–state voltage with load of Figure 1b.

7. This parameter is sampled and not 100% tested.

8. Device is continuously selected (E

AVAV
AVQV
ELQV
GLQV

t

AXQX

ELQX

t

GLQX

EHQZ

t

GHQZ

≤ VIL, G ≤ VIL).

15 — 17 — 20 — 25 — 35 — ns 3
— 15 — 17 — 20 — 25 — 35 ns
— 15 — 17 — 20 — 25 — 35 ns 4
— 6 — 7 — 7 — 8 — 8 ns

3 — 3 — 3 — 3 — 3 — ns

5 — 5 — 5 — 5 — 5 — ns 5, 6, 7
0 — 0 — 0 — 0 — 0 — ns 5, 6, 7

0 6 0 7 0 7 0 8 0 8 ns 5, 6, 7
0 6 0 7 0 7 0 8 0 8 ns 5, 6, 7

going low.

max is less than t

EHQZ

Output Timing Measurement Reference Level 1.5 V. . . . . . . . . . . . .

Output Load See Figure 1a. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

ELQX

min, and t

max is less than t

GHQZ

min, both for a given device

GLQX

pF

OUTPUT

Z0 = 50

Ω

(a) (b)

MOTOROLA FAST SRAM

RL = 50

VL = 1.5 V

Ω

OUTPUT

255

Ω

Figure 1. AC Test Loads

+5 V

480

5 pF

TIMING LIMITS

The table of timing values shows either a

Ω

minimum or a maximum limit for each param­eter. Input requirements are specified from
the external system point of view. Thus, ad­dress setup time is shown as a minimum
since the system must supply at least that
much time. On the other hand, responses
from the memory are specified from the de­vice point of view. Thus, the access time is
shown as a maximum since the device never
provides data later than that time.

MCM6229BB

3

A (ADDRESS)

READ CYCLE 1 (See Notes 1, 2, 3, and 9)

t

AVAV

t

AXQX

Q (DATA OUT)

A (ADDRESS)

E (CHIP ENABLE)

(OUTPUT ENABLE)

G

Q (DATA OUT)

I

CC

SUPPLY CURRENT

I

SB

HIGH–Z

t

ELICCH

t

AVQV

READ CYCLE 2 (See Notes 3 and 5)

t

AVAV

t

ELQV

t

ELQX

t

GLQV

t

GLQX

t

AVQV

DATA VALIDPREVIOUS DATA VALID

DATA VALID

t

EHQZ

t

GHQZ

t

EHICCL

MCM6229BB
4

MOTOROLA FAST SRAM

WRITE CYCLE 1 (W Controlled, See Notes 1, 2, 3, and 4)

6229BB–15 6229BB–17 6229BB–20 6229BB–25 6229BB–35

Parameter Symbol Min Max Min Max Min Max Min Max Min Max Unit Notes

Write Cycle Time t
Address Setup Time t
Address Valid to End of W rite t
Write Pulse Width t

Data Valid to End of W rite t
Data Hold TIme t
Write Low to Data High–Z t
Write High to Output Active t
Write Recovery Time t

NOTES:

1. A write occurs during the overlap of E

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus con­tention conditions during read and write cycles.

3. If G

goes low coincident with or after W goes low, the output will remain in a high–impedance state.

4. All timings are referenced from the last valid address to the first transitioning address.

5. Transition is measured ± 500 mV from steady–state voltage with load of Figure 1b.

6. This parameter is sampled and not 100% tested.

7. At any given voltage and temperature, t

AVAV
AVWL
AVWH

WLWH,
t

WLEH

DVWH
WHDX

WLQZ

WHQX
WHAX

15 — 17 — 20 — 25 — 35 — ns 4

0 — 0 — 0 — 0 — 0 — ns
12 — 14 — 15 — 17 — 20 — ns
12 — 14 — 15 — 17 — 20 — ns

7 — 8 — 9 — 10 — 11 — ns

0 — 0 — 0 — 0 — 0 — ns
— 6 — 7 — 7 — 8 — 8 ns 5, 6, 7

5 — 5 — 5 — 5 — 5 — ns 5, 6, 7

0 — 0 — 0 — 0 — 0 — ns

low and W low.

max is less than t

WLQZ

min both for a given device and from device to device.

WHQX

A (ADDRESS)

E

(CHIP ENABLE)

W

(WRITE ENABLE)

D (DATA IN)

Q (DATA OUT)

WRITE CYCLE 1 (W Controlled See Notes 1, 2, 3, and 4)

t

AVAV

t

AVWH

t

WLWH

t

WLEH

t

AVWL

t

WLQZ

HIGH–Z HIGH–Z

t

DVWH

DATA VALID

t

WHAX

t

WHDX

t

WHQX

MOTOROLA FAST SRAM

MCM6229BB

5

WRITE CYCLE 2 (E Controlled, See Notes 1, 2, and 3)

ELEH,

6229BB–15 6229BB–17 6229BB–20 6229BB–25 6229BB–35

Parameter Symbol Min Max Min Max Min Max Min Max Min Max Unit Notes

Write Cycle Time t
Address Setup Time t
Address Valid to End of W rite t
Enable to End of Write t

Write Pulse Width t
Data Valid to End of W rite t
Data Hold Time t
Write Recovery Time t

NOTES:

1. A write occurs during the overlap of E

2. Product sensitivities to noise require proper grounding and decoupling of power supplies as well as minimization or elimination of bus con­tention conditions during read and write cycles.

3. If G

goes low coincident with or after W goes low, the output will remain in a high–impedance state.

4. All timings are referenced from the last valid address to the first transitioning address.

5. If E

goes low coincident with or after W goes low, the output will remain in a high–impedance state.

6. If E

goes high coincident with or before W goes high, the output will remain in a high–impedance state.

AVAV
AVEL

AVEH

ELEH,

t

ELWH
WLEH

DVEH
EHDX

EHAX

15 — 17 — 20 — 25 — 35 — ns 4

0 — 0 — 0 — 0 — 0 — ns
12 — 14 — 15 — 17 — 20 — ns
12 — 14 — 15 — 17 — 20 — ns 5, 6

12 — 14 — 15 — 17 — 20 — ns

7 — 8 — 9 — 10 — 11 — ns

0 — 0 — 0 — 0 — 0 — ns

0 — 0 — 0 — 0 — 0 — ns

low and W low.

WRITE CYCLE 2 (E Controlled See Notes 1, 2, 3, and 4)

A (ADDRESS)

E

(CHIP ENABLE)

(WRITE ENABLE)

W

D (DATA IN)

Q (DATA OUT)

Motorola Memory Prefix
Part Number

t

AVEL

HIGH–Z

ORDERING INFORMATION

(Order by Full Part Number)

MCM 6229BB XX XX XX

t

AVEH

t

AVAV

t

ELEH

t

ELWH

t

WLEH

t

DVEH

DATA VALID

t

EHDX

Shipping Method (R2 = Tape and Reel, Blank = Rails)
Speed (15 = 15 ns, 17 = 17 ns, 20 = 20 ns, 25 = 25 ns,

35 = 35 ns)

Package (XJ = 400 mil SOJ, EJ = 300 mil SOJ)

t

EHAX

Full Part Numbers — MCM6229BBXJ15 MCM6229BBXJ15R2 MCM6229BBEJ15 MCM6229BBEJ15R2

MCM6229BB
6

MCM6229BBXJ17 MCM6229BBXJ17R2 MCM6229BBEJ17 MCM6229BBEJ17R2
MCM6229BBXJ20 MCM6229BBXJ20R2 MCM6229BBEJ20 MCM6229BBEJ20R2
MCM6229BBXJ25 MCM6229BBXJ25R2 MCM6229BBEJ25 MCM6229BBEJ25R2
MCM6229BBXJ35 MCM6229BBXJ35R2 MCM6229BBEJ35 MCM6229BBEJ35R2

MOTOROLA FAST SRAM

P ACKAGE DIMENSIONS

28 LEAD

400 MIL SOJ

CASE 810–03

28 15

1

–A–

M

K

DETAIL Z

F

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI

N

14

H BRK

DETAIL Z

D

28 PL

0.18 (0.007) T

0.18 (0.007) T

S

M

B

S

A

S

P

L

G

–B–

M

C

E

0.10 (0.004)

SEATING

–T–

PLANE

RS

S

0.25 (0.010) T

B

RADIUS

S

Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

3. DIMENSION A AND B DO NOT INCLUDE MOLD
PROTRUSION. MOLD PROTRUSION SHALL NOT
EXCEED 0.15 (0.006) PER SIDE.

4. DIMENSION R TO BE DETERMINED AT DATUM
–T–.

DIM MIN MAX MIN MAX

A 0.720 0.730 18.29 18.54
B 0.395 0.405 10.04 10.28
C 0.128 0.148 3.26 3.75
D 0.015 0.020 0.39 0.50
E 0.088 0.098 2.24 2.48
F 0.026 0.032 0.67 0.81
G 0.050 BSC 1.27 BSC
H ––– 0.020 ––– 0.50
K 0.035 0.045 0.89 1.14
L 0.025 BSC 0.64 BSC
M 0 5 0 5

____

N 0.030 0.045 0.76 1.14
P 0.435 0.445 11.05 11.30
R 0.360 0.380 9.15 9.65
S 0.030 0.040 0.77 1.01

MILLIMETERSINCHES

MOTOROLA FAST SRAM

MCM6229BB

7

28 LEAD

300 MIL SOJ

CASE 810B–03

F

NOTES:

1528

1

14

–A–

N

H BRK

L

M

G

DETAIL Z

24 PL

D

0.18 (0.007) T

0.18 (0.007) T

M

P

–B–

M

S

S

A

S

B

E

0.10 (0.004)

K

DETAIL Z

–T–

SEATING
PLANE

R

0.25 (0.010) T

S

B

S

RADIUS

S

1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

3. DIMENSION A AND B DO NOT INCLUDE MOLD
PROTRUSION. MOLD PROTRUSION SHALL NOT
EXCEED 0.15 (0.006) PER SIDE.

4. DIMENSION R TO BE DETERMINED AT DATUM
–T–.

DIM MIN MAX MIN MAX

A 0.720 0.730 18.29 18.54
B 0.295 0.305 7.50 7.74
C 0.128 0.148 3.26 3.75
D 0.015 0.020 0.39 0.50
E 0.088 0.098 2.24 2.48

C

F 0.026 0.032 0.67 0.81
G 0.050 BSC 1.27 BSC
H ––– 0.020 ––– 0.50
K 0.035 0.045 0.89 1.14
L 0.025 BSC 0.64 BSC
M 0 10 0 10

____

N 0.030 0.045 0.76 1.14
P 0.330 0.340 8.38 8.64
R 0.260 0.270 6.60 6.86
S 0.030 0.040 0.77 1.01

MILLIMETERSINCHES

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty , representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. “T ypical” parameters which may be provided in Motorola
data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury
or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.

How to reach us:
USA/EUROPE /Locations Not Listed: Motorola Literature Distribution; JAP AN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 4–32–1,

P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447 Nishi–Gotanda, Shinagawa–ku, Tokyo 141, Japan. 81–3–5487–8488

Mfax: [e-mail] – TOUCHTONE 602–244–6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
INTERNET: http://motorola.com/sps

MCM6229BB

– US & Canada ONLY 1–800–774–1848 51 Ting Kok Road, T ai Po, N.T., Hong Kong. 852–26629298

◊

Mfax is a trademark of Motorola, Inc.

MOTOROLA FAST SRAM

MCM6229BB/D

8