Datasheet MC74VHCT08ADTR2, MC74VHCT08AD, MC74VHCT08ADR2 Datasheet (MOTOROLA)

Page 1

SEMICONDUCTOR TECHNICAL DATA
   
The MC74VHCT08A is an advanced high speed CMOS 2–input AND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.
The VHCT inputs are compatible with TTL levels. This device can be used as a level converter for interfacing 3.3V to 5.0V , because it has full 5V CMOS level output swings.
The VHCT08A input structures provide protection when voltages between 0V and 5.5V are applied, regardless of the supply voltage. The output structures also provide protection when VCC = 0V. These input and output structures help prevent device destruction caused by supply voltage – input/output voltage mismatch, battery backup, hot insertion, etc.
The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.
High Speed: tPD = 4.3ns (Typ) at VCC = 5V
Low Power Dissipation: ICC = 2µA (Max) at TA = 25°C
TTL–Compatible Inputs: VIL = 0.8V; VIH = 2.0V
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2V to 5.5V Operating Range
Low Noise: V
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300mA
ESD Performance: HBM > 2000V; Machine Model > 200V
Chip Complexity: 24 FETs or 6 Equivalent Gates
= 0.8V (Max)
OLP
1
A1
2
B1
4
A2
5
B2
9
A3
10
B3
12
A4
13
B4
LOGIC DIAGRAM
3
Y1
6
Y2
Y = AB
8
Y3
11
Y4

D SUFFIX
14–LEAD SOIC PACKAGE
CASE 751A–03
14–LEAD TSSOP PACKAGE
14–LEAD SOIC EIAJ PACKAGE
MC74VHCTXXAD MC74VHCTXXADT MC74VHCTXXAM
DT SUFFIX
CASE 948G–01
M SUFFIX
CASE 965–01
ORDERING INFORMATION
SOIC TSSOP SOIC EIAJ
FUNCTION TABLE
Inputs Output
AB
L
L H H
L
H
L
H
Y
L L L
H
4/99
Motorola, Inc. 1999
Pinout: 14–Lead Packages (Top View)
VCCB4 A4 Y4 B3 A3 Y3
1314 12 11 10 9 8
21 34567
A1 B1 Y1 A2 B2 Y2 GND
1
REV 0
Page 2
MC74VHCT08A
Î
Î
Î
Î
V
CC
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
MAXIMUM RATINGS*
Symbol
V
V
I I I
Î
T
DC Supply Voltage
CC
V
DC Input Voltage
in
DC Output Voltage
out
I
Input Diode Current
IK
Output Diode Current
OK
DC Output Current, per Pin
out
DC Supply Current, VCC and GND Pins
CC
P
Power Dissipation in Still Air, SOIC Packages†
D
ОООООООООООО
Storage Temperature
stg
* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions
beyond those indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied.
†Derating — SOIC Packages: – 7 mW/_C from 65_ to 125_C
TSSOP Package: – 6.1 mW/_C from 65_ to 125_C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
V
V
T
tr, t
DC Supply Voltage
CC
DC Input Voltage
in
DC Output Voltage
out
Operating Temperature
A
Input Rise and Fall Time VCC = 5.0V ±0.5V
f
Parameter
Parameter
TSSOP Package†
Value
– 0.5 to + 7.0 – 0.5 to + 7.0
– 0.5 to VCC + 0.5
– 20
± 20 ± 25 ± 50
500 450
ÎÎÎÎ
– 65 to + 150
Min
Max
4.5
5.5
0
5.5
0
V
CC
– 40
+ 85
0
20
Unit
V V
V mA mA mA mA
mW
Î
_
C
Unit
V
V
V
_
C
ns/V
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance cir­cuit. For proper operation, Vin and V
should be constrained to the
out
range GND v (Vin or V
Unused inputs must always be
) v VCC.
out
tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.
DC ELECTRICAL CHARACTERISTICS
Symbol
V
Minimum High–Level Input
IH
Î
Î
Î
V
Î
Voltage
ОООООО
V
Maximum Low–Level Input
IL
ОООООО
Voltage
ОООООО
Minimum High–Level
OH
ОООООО
Output Voltage VIN = VIH or V
ÎÎОООООО
V
Î
ÎÎОООООО
I
Î
I
CCT
I
OPD
Maximum Low–Level
OL
Output Voltage
ОООООО
VIN = VIH or V
I
Maximum Input Leakage
IN
Current Maximum Quiescent Supply
CC
Current
ОООООО
Quiescent Supply Current Output Leakage Current
Parameter
IL
IL
ОООООÎÎ
ООООО
ООООО
VIN = VIH or V
ООООО
IOH = – 50µA VIN = VIH or V
IOH = – 4mA
ООООО
IOH = – 8mA VIN = VIH or V
IOL = 50µA
ООООО
VIN = VIH or V IOL = 4mA IOL = 8mA
ООООО
VIN = 5.5 V or GND
VIN = VCC or GND
ООООО
Input: VIN = 3.4V V
Test Conditions
IL
IL
IL
IL
= 5.5V
OUT
V
(V)
3.0
4.5
5.5
3.0
Î
4.5
5.5
Î
3.0
Î
4.5
3.0
Î
4.5
3.0
4.5
Î
3.0
4.5
Î
0 to 5.5
5.5
Î
5.5
0.0
TA = 25°C
Min
Typ
Max
1.2
2.0
Î
ÎÎÎÎÎ
2.0
0.53
Î
Î
Î
Î
ÎÎÎ
Î
Î
2.9
3.0
Î
4.4
4.5
2.58
ÎÎÎÎÎ
3.94
0.0
0.0
Î
0.8
0.8
Î
ÎÎÎ
0.1
0.1
Î
0.36
ÎÎÎÎÎ
0.36
± 0.1
2.0
ÎÎÎÎÎ
1.35
0.5
TA 85°C
Min
Max
1.2
2.0
ÎÎÎ
2.0
0.53
Î
Î
2.48
3.80
2.9
4.4
Î
0.8
0.8
Î
ÎÎÎ
ÎÎÎ
0.1
ÎÎÎ
0.1
0.44
0.44
ÎÎÎ
± 1.0
20
ÎÎÎ
1.50
5.0
TA 125°C
Min
Max
1.2
2.0
ÎÎÎ
2.0
0.53
Î
Î
2.9
4.4
2.34
3.66
Î
0.8
0.8
Î
ÎÎÎ
ÎÎÎ
0.1
ÎÎÎ
0.1
0.52
0.52
ÎÎÎ
± 1.0
40εA
ÎÎÎ
1.65 10
Unit
V
V
Î
Î
V
V
Î
Î
µA
mA
µA
MOTOROLA VHC Data – Advanced CMOS Logic
2
DL203 — Rev 1
Page 3
MC74VHCT08A
ОООООООО
ОООООООО
Î
Î
ОООООООО
Î
Î
Î
Î
Î
Î
ОООООООО
Î
Î
Î
Î
Î Î
Î
ОООООООО
Î
Î
Î
Î
AC ELECTRICAL CHARACTERISTICS (Input t
Symbol
t
,
PLH
t
Î
ÎÎООООООО
Î
Maximum Propagation Delay,
ООООООО
PHL
Input A or B to Y
C
Maximum Input Capacitance
in
ООООООО
Parameter
VCC = 3.0 ± 0.3V CL = 15pF
ООООООО
VCC = 5.0 ± 0.5V CL = 15pF
ООООООО
ОООООООÎÎÎÎ
= tf = 3.0ns)
r
Test Conditions
CL = 50pF
CL = 50pF
TA = 25°C
Min
Typ
6.2
ÎÎÎ
8.7
4.3
ÎÎÎ
5.8 4
Max
8.8
12.3
Î
5.9
7.9
Î
10
Î
TA 85°C
Min
Max
10.5
14.0
ÎÎÎ
7.0
ÎÎÎ
ÎÎÎ
9.0 10
TA 125°C
Max
Max
14.0
17.5
ÎÎÎ
9.0
11.0
ÎÎÎ
ÎÎÎ
10ÎpF
Unit
ns
Î
Î
Typical @ 25°C, VCC = 5.0V
C
Power Dissipation Capacitance (Note 1.)
PD
20
pF
1. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I dynamic power consumption; PD = CPD V
NOISE CHARACTERISTICS (Input t
= tf = 3.0 ns, CL = 50pF, VCC = 5.0 V)
r
2
fin + ICC VCC.
CC
CC(OPR
= CPD VCC fin + ICC/4 (per gate). CPD is used to determine the no–load
)
TA = 25°C
Symbol Characteristic
V V
V
V
OLP OLV
IHD
ILD
Quiet Output Maximum Dynamic V Quiet Output Minimum Dynamic V
OL
OL
Minimum High Level Dynamic Input Voltage 3.5 V Maximum Low Level Dynamic Input Voltage 1.5 V
Typ Max
0.3 0.8 V
– 0.3 – 0.8 V
Unit
A or B
Y
1.5V
t
PLH
1.5V
Figure 1. Switching Waveforms
t
PHL
3.0V
GND
V
OH
V
OL
TEST
POINT
OUTPUT
DEVICE
UNDER
TEST
CL*
*Includes all probe and jig capacitance
Figure 2. T est Circuit
VHC Data – Advanced CMOS Logic DL203 — Rev 1
3 MOTOROLA
Page 4
MC74VHCT08A
1
SEATING PLANE
–A–
G
D 14 PL
0.25 (0.010) T B A
OUTLINE DIMENSIONS
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751A–03
ISSUE F
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
814
P 7 PL
–B–
M M
7
X 45°
C
R
K
M
S S
B0.25 (0.010)
M
J
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
F
MILLIMETERS INCHES
MIN MINMAX MAX
DIM
A B C D F G J K M P R
8.75
8.55
4.00
3.80
1.75
1.35
0.49
0.35
1.25
0.40
1.27 BSC 0.050 BSC
0.25
0.19
0.25
0.10 7
0
°
°
5.80
6.20
0.25
0.50
0.337
0.150
0.054
0.014
0.016
0.008
0.004
0.228
0.010
0.344
0.157
0.068
0.019
0.049
0.009
0.009 7
0
°
°
0.244
0.019
MOTOROLA VHC Data – Advanced CMOS Logic
4
DL203 — Rev 1
Page 5
OUTLINE DIMENSIONS
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948G–01
ISSUE O
MC74VHCT08A
0.10 (0.004)
SEATING
–T–
PLANE
14X REFK
S
U
T
S
N
0.25 (0.010)
U0.15 (0.006) T
S
2X L/2
0.10 (0.004) V
14
M
8
M
L
PIN 1 IDENT.
1
S
U0.15 (0.006) T
A
–V–
B
–U–
N
F
7
DETAIL E
K
K1
J
J1
SECTION N–N
C
D
G
H
DETAIL E
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.
INCHESMILLIMETERS
–W–
DIM MIN MAX MIN MAX
A 4.90 5.10 0.193 0.200 B 4.30 4.50 0.169 0.177 C ––– 1.20 ––– 0.047 D 0.05 0.15 0.002 0.006 F 0.50 0.75 0.020 0.030 G 0.65 BSC 0.026 BSC H 0.50 0.60 0.020 0.024 J 0.09 0.20 0.004 0.008
J1 0.09 0.16 0.004 0.006
K 0.19 0.30 0.007 0.012
K1 0.19 0.25 0.007 0.010
L 6.40 BSC 0.252 BSC M 0 8 0 8
____
VHC Data – Advanced CMOS Logic DL203 — Rev 1
5 MOTOROLA
Page 6
MC74VHCT08A
14 8
1
Z
e
b
0.13 (0.005)
M
OUTLINE DIMENSIONS
M SUFFIX
PLASTIC SOIC EIAJ PACKAGE
CASE 965–01
ISSUE O
L
E
Q
1
H
E
E
7
D
VIEW P
A
A
1
0.10 (0.004)
_
M
L DETAIL P
c
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018).
MILLIMETERS
DIM MIN MAX MIN MAX
––– 2.05 ––– 0.081
A
A
0.05 0.20 0.002 0.008
1
0.35 0.50 0.014 0.020
b
0.18 0.27 0.007 0.011
c
9.90 10.50 0.390 0.413
D
5.10 5.45 0.201 0.215
E
1.27 BSC 0.050 BSC
e
H
7.40 8.20 0.291 0.323
E
0.50 0.85 0.020 0.033
0.50 L
1.10 1.50 0.043 0.059
E
0
M
_
Q
0.70 0.90 0.028 0.035
1
––– 1.42 ––– 0.056
Z
10
INCHES
10
0
_
_
_
MOTOROLA VHC Data – Advanced CMOS Logic
6
DL203 — Rev 1
Page 7
NOTES
MC74VHCT08A
VHC Data – Advanced CMOS Logic DL203 — Rev 1
7 MOTOROLA
Page 8
MC74VHCT08A
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty , representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “T ypical” parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us: USA/EUROPE / Locations Not Listed: Motorola Literature Distribution; JAP AN: Motorola Japan Ltd.; SPD, Strategic Planning Office, 141,
P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488
Customer Focus Center: 1–800–521–6274 Mfax: RMFAX0@email.sps.mot.com – TOUCHTONE 1–602–244–6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre,
Motorola Fax Back System – US & Canada ONLY 1–800–774–1848 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. HOME PAGE: http://motorola.com/sps/
– http://sps.motorola.com/mfax/ 852–26629298
MOTOROLA VHC Data – Advanced CMOS Logic
8
Mfax is a trademark of Motorola, Inc.
MC74VHCT08A/D
DL203 — Rev 1
Loading...