Analog Multiplexers/
Demultiplexers with
Injection Current Effect
Control with LSTTL
www.onsemi.com
Compatible Inputs
Automotive Customized
This device is pin compatible to standard HC405x and MC1405xB
analog mux/demux devices, but feature injection current effect
control. This makes them especially suited for usage in automotive
applications where voltages in excess of normal logic voltage are
common.
The injection current effect control allows signals at disabled analog
input channels to exceed the supply voltage range without affecting
the signal of the enabled analog channel. This eliminates the need for
external diode/ resistor networks typically used to keep the analog
channel signals within the supply voltage range.
The devices utilize low power silicon gate CMOS technology. The
Channel Select and Enable inputs are compatible with standard CMOS
or LSTTL outputs.
Features
• Injection Current Cross−Coupling Less than 1mV/mA (See Figure 6)
• Pin Compatible to HC405x and MC1405xB Devices
• Power Supply Range (V
• In Compliance With the Requirements of JEDEC Standard No. 7 A
• Chip Complexity: 154 FETs or 36 Equivalent Gates
• NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
• These Devices are Pb−Free and are RoHS Compliant
− GND) = 4.5 to 5.5 V
CC
SOIC−16
16
1
16
1
16
1
X= 1 or 2
A= Assembly Location
WL, L= Wafer Lot
YY, Y= Year
WW, W = Work Week
G or G= Pb−Free Package
See detailed ordering and shipping information in the package
dimensions section on page 11 of this data sheet.
1Publication Order Number:
MC74HCT4851A/D
Page 2
MC74HCT4851A, MC74HCT4852A
13
X0
14
X1
15
ANALOG
INPUTS/
OUTPUTS
CHANNEL
SELECT
INPUTS
X2
ENABLE
12
X3
1
X4
5
X5
2
X6
4
X7
11
A
10
B
9
C
6
PIN 16 = V
PIN 8 = GND
MULTIPLEXER/
DEMULTIPLEXER
CC
Figure 1. MC74HCT4851A Logic Diagram
Single−Pole, 8−Position Plus Common Off
3
COMMON
X
OUTPUT/
INPUT
FUNCTION TABLE − MC74HCT4851A
Control Inputs
Select
Enable
V
CC
L
L
L
L
L
L
L
L
H
CBA
L
L
L
L
L
H
L
H
H
L
H
L
H
H
H
H
X
X
L
H
L
H
L
H
L
H
X
ON Channels
X0
X1
X2
X3
X4
X5
X6
X7
NONE
X2X1X0X3ABC
15161413121110
9
INPUTS/OUTPUTS
CHANNEL‐SELECT
ANALOG
INPUTS
Figure 3. MC74HCT4852A Logic Diagram
Double−Pole, 4−Position Plus Common Off
X0
X1
X2
X3
Y0
Y1
Y2
Y3
ENABLE
2134567
8
X4X6XX7X5 Enable NCGND
Figure 2. MC74HCT4851A 16−Lead Pinout (Top View)
FUNCTION TABLE − MC74HCT4852A
Control Inputs
Select
12
14
15
11
X SWITCH
13
X
COMMON
1
5
2
4
10
A
9
B
6
Y SWITCH
PIN 16 = V
PIN 8 = GND
OUTPUTS/INPUTS
3
Y
CC
Enable
L
L
L
L
H
X = Don’t Care
V
CC
BA
L
L
H
H
X
L
H
L
H
X
ON Channels
Y0
Y1
Y2
Y3
NONE
X0
X1
X2
X3
X2X1XX0X3AB
15161413121110
2134567
9
8
Y0Y2YY3Y1 Enable NCGND
Figure 4. MC74HCT4852A 16−Lead Pinout (Top View)
www.onsemi.com
2
Page 3
MC74HCT4851A, MC74HCT4852A
l
MAXIMUM RATINGS
SymbolParameterValueUnit
V
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of
these limits are exceeded, device functionality should not be assumed, damage may occur and
reliability may be affected.
RECOMMENDED OPERATING CONDITIONS
SymbolParameterMinMaxUnit
V
VIO*Static or Dynamic Voltage Across Switch0.01.2V
Functional operation above the stresses listed in the Recommended Operating Ranges is not
implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may
affect device reliability.
*For voltage drops across switch greater than 1.2 V (switch on), excessive V
drawn; i.e., the current out of the switch may contain both V
reliability of the device will be unaffected unless the Maximum Ratings are exceeded.
Positive DC Supply Voltage(Referenced to GND)–0.5 to + 7.0V
CC
V
DC Input Voltage (Any Pin) (Referenced to GND)–0.5 to VCC + 0.5V
in
IDC Current, Into or Out of Any Pin$25mA
P
Power Dissipation in Still Air,SOIC Package†
D
TSSOP Package†
T
Storage Temperature Range–65 to + 150°C
stg
T
Lead Temperature, 1 mm from Case for 10 Seconds
L
SOIC or TSSOP Package
Positive DC Supply Voltage(Referenced to GND)4.55.5V
CC
V
DC Input Voltage (Any Pin)(Referenced to GND)GNDV
in
T
Operating Temperature Range, All Package Types– 55+ 125°C
A
tr, tfInput Rise/Fall TimeVCC = 2.0 V
(Channel Select or Enable Inputs)V
= 4.5 V
CC
V
= 6.0 V
CC
and switch input components. The
CC
500
450
260
CC
0
0
0
1000
500
400
current may be
CC
mW
°C
V
ns
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high−impedance circuit. For proper operation, V
V
should be constrained to the
out
range GND v (V
in
or V
) v VCC.
out
in
and
Unused inputs must always be
tied to an appropriate logic voltage
level (e.g., either GND or V
CC
Unused outputs must be left open.
).
DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND) V
Symbo
V
IH
V
IL
I
in
I
CC
Minimum High−Level Input Voltage,
Channel−Select or Enable Inputs
Maximum Low−Level Input Voltage,
Channel−Select or Enable Inputs
Maximum Input Leakage Current on Digital Pins
(Enable/A/B/C)
Maximum Quiescent Supply Current
(per Package)
ParameterCondition
Ron = Per Spec4.5
Ron = Per Spec4.5
Vin = VCC or GND5.5± 0.1± 1.0± 1.0
V
V
in(digital)
in(analog)
= VCC or GND
= GND
= GND, Except Where Noted
EE
V
CC
V
Guaranteed Limit
−55 to 25°C≤85°C≤125°C
2.02.02.0V
to
5.5
0.80.80.8V
to
5.5
5.52.02040
Unit
mA
mA
www.onsemi.com
3
Page 4
MC74HCT4851A, MC74HCT4852A
l
DC CHARACTERISTICS — Analog Section
Symbo
R
Maximum “ON” ResistanceVin = VIL or VIH; VIS = VCC to
on
DR
Delta “ON” ResistanceVin = VIL or VIH; VIS = VCC/2
on
I
Maximum Off−Channel Leakage Current,
off
Any One Channel
I
Maximum On−Channel Leakage
on
1. VIS is the input voltage of an analog I/O pin.
is the currebnt flowing in or out of analog I/O pin.
2. I
S
ParameterConditionV
Common Channel
Channel−to−Channel
GND (Note 1); I
(Note 2)
(Note 1); I
≤ 2.0 mA (Note 2)
S
Vin = VCC or GND
Vin = VCC or GND
≤ 2.0 mA
S
Guaranteed Limit
−55 to 25°C≤85°C≤125°C
CC
4.5
5.5
4.5
5.5
5.5±0.1
550
400
80
60
±0.1
650
500
100
80
±0.1
±0.1
750
600
120
100
±0.1
±0.1
5.5±0.1±0.1±0.1
Unit
W
W
mA
mA
AC CHARACTERISTICS (C
Symbol
t
,
Maximum Propagation Delay, Analog Input to Analog Output5.0404550ns
PHL
t
PLH
t
,
Maximum Propagation Delay, Enable or Channel−Select to Analog Output5.08090100ns
PHL
t
PHZ,PZH
t
,
PLH
t
PLZ,PZL
C
Maximum Input CapacitanceDigital Pins
in
= 50 pF, Input tr = tf = 6 ns, VCC = 5.0 V ± 10%)
L
ParameterV
(All Switches Off)Any Single Analog Pin
(All Switches Off)Common Analog Pin
C
Power Dissipation CapacitanceTypical5.020pF
PD
INJECTION CURRENT COUPLING SPECIFICATIONS (V
Symbol
VD
Maximum Shift of Output Voltage of Enabled Analog Channel
out
* Iin = Total current injected into all disabled channels.
ParameterConditionTypMaxUnit
= 5V, TA = −55°C to +125°C)
CC
Iin* ≤ 1 mA, RS ≤ 3,9 kW
I
* ≤ 10 mA, RS ≤ 3,9 kW
in
I
* ≤ 1 mA, RS ≤ 20 kW
in
I
* ≤ 10 mA, RS ≤ 20 kW
in
−55 to 25°C≤85°C≤125°CUnit
CC
10
35
40
10
35
40
0.1
1.0
0.5
5.0
10
35
40
1.0
5.0
2.0
20
pF
mV
www.onsemi.com
4
Page 5
MC74HCT4851A, MC74HCT4852A
External DC P.S.
Figure 5. Typical On Resistance VCC = 4.5V
Vin2 / Iin2 meas. here.
Current Source
HP4155C
Smu #2
Vin1 = 4.9 V (Smu3)
Iin1 measure here
Vm1 connected here.
VCC = 5 V
RS
GND or V
SS
4
X7
13
X0
6
8
16
3
X
Vout
Vm2 connected here.
NOTES: Rs = 3.9 KW or 20 KW.
NOTES: Vm1 & Vm2 are internal
NOTES: HP4155C Voltmeters.
Figure 6. Injection Current Coupling Specification
Figure 14. Propagation Delay, T est Set−Up Channel
Select to Analog Out
COMMON O/I
TEST
POINT
CL*
www.onsemi.com
7
Page 8
ANALOG
IN
(V
)
I
t
PLH
ANALOG
OUT
VI = GND to 3.0 V
V
= 1.3 V
M
50%
MC74HCT4851A, MC74HCT4852A
V
CC
GND
t
PHL
50%
ANALOG I/O
V
CC
16
ON
COMMON O/I
TEST
POINT
CL*
6
8
*Includes all probe and jig capacitance
Figure 15. Propagation Delays, Analog In
to Analog Out
t
t
PZL
PZH
t
r
t
PLZ
t
PHZ
t
f
ENABLE
(V
)
I
ANALOG
OUT
ANALOG
OUT
V
= GND to 3.0 V
I
V
= 1.3 V
M
50%
50%
Figure 17. Propagation Delays, Enable to
Analog Out
90%
V
M
10%
10%
90%
V
CC
GND
HIGH
IMPEDANCE
V
OL
V
OH
HIGH
IMPEDANCE
Figure 16. Propagation Delay , Test Set−Up
Analog In to Analog Out
POSITION 1 WHEN TESTING t
1
2
V
CC
1
2
POSITION 2 WHEN TESTING t
ANALOG I/O
ON/OFF
ENABLE
6
V
CC
16
8
Figure 18. Propagation Delay , Test Set−Up
Enable to Analog Out
PHZ
PLZ
AND t
AND t
PZH
PZL
10kW
TEST
POINT
CL*
V
CC
V
CC
A
16
COMMON O/I
ANALOG I/O
V
CC
6
8
11
CHANNEL SELECT
Figure 19. Power Dissipation Capacitance,
Test Set−Up
www.onsemi.com
8
NC
Page 9
MC74HCT4851A, MC74HCT4852A
E
0
1
2
3
4
5
6
7
Disabled Analog Mux Input
V
> VCC + 0.7V
in
Figure 20. Diagram of Bipolar Coupling Mechanism
Appears if V
exceeds VCC, driving injection current into the substrate
in
Gate = V
CC
(Disabled)
P+P+
+
+
+
N - Substrate (on VCC potential)
Common Analog Output
V
> V
out
CC
A
B
C
NABLE
11
10
9
6
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
13
14
15
12
X
X
X
X
1
X
5
X
2
X
4
X
INJECTION
CURRENT
CONTROL
3
X
Figure 21. Function Diagram, HCT4851A
www.onsemi.com
9
Page 10
MC74HCT4851A, MC74HCT4852A
10
E
0
1
2
3
0
1
2
3
NABLE
A
9
B
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
13
14
1315
12
X
X
X
X
3
X
1
Y
5
Y
6
INJECTION
CURRENT
CONTROL
2
Y
INJECTION
CURRENT
CONTROL
INJECTION
CURRENT
CONTROL
4
Y
3
Y
Figure 22. Function Diagram, HCT4852A
www.onsemi.com
10
Page 11
MC74HCT4851A, MC74HCT4852A
ORDERING INFORMATION
DevicePackageShipping
MC74HCT4851ADGSOIC−16
(Pb−Free)
MC74HCT4851ADR2GSOIC−16
(Pb−Free)
NLV74HCT4851ADRG*SOIC−16
(Pb−Free)
MC74HCT4851ADTGTSSOP−16
(Pb−Free)
M74HCT4851ADTR2GTSSOP−16
(Pb−Free)
NLVHCT4851ADTR2G*TSSOP−16
(Pb−Free)
M74HCT4851ADWR2GSOIC−16 WIDE
(Pb−Free)
MC74HCT4852ADGSOIC−16
(Pb−Free)
MC74HCT4852ADR2GSOIC−16
(Pb−Free)
MC74HCT4852ADTGTSSOP−16
(Pb−Free)
M74HCT4852ADTR2GTSSOP−16
(Pb−Free)
NLVHCT4852ADTR2G*TSSOP−16
(Pb−Free)
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP
Capable.
48 Units / Rail
2500 Units / Tape & Reel
2500 Units / Tape & Reel
48 Units / Rail
2500 Units / Tape & Reel
2500 Units / Tape & Reel
1000 Units / Tape & Reel
48 Units / Rail
2500 Units / Tape & Reel
48 Units / Rail
2500 Units / Tape & Reel
2500 Units / Tape & Reel
†
www.onsemi.com
11
Page 12
MC74HCT4851A, MC74HCT4852A
SOIC−16
PACKAGE DIMENSIONS
D SUFFIX
CASE 751B−05
ISSUE K
−T−
−A−
169
−B−
18
G
K
C
SEATING
PLANE
D
16 PL
0.25 (0.010)A
M
S
B
T
S
8 PLP
M
0.25 (0.010)B
S
X 45
R
_
M
SOLDERING FOOTPRINT
8X
6.40
16X
1.12
1
16
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
2. INTERPRET DIMENSIONS AND TOLERANCES
PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INLCUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.13 TOTAL IN
EXCESS OF THE B DIMENSION AT MAXIMUM
MATERIAL CONDITION.
MILLIMETERS
DIM MIN MAX
A 2.352.65
A1 0.10 0.25
B 0.350.49
C 0.230.32
D 10.15 10.45
E7.40 7.60
e1.27 BSC
H 10.05 10.55
h0.25 0.75
L0.50 0.90
q0 7
__
SOLDERING FOOTPRINT*
16X
0.58
11.00
1
16X
1.62
1.27
PITCH
DIMENSIONS: MILLIMETERS
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
www.onsemi.com
13
Page 14
TSSOP−16
0.10 (0.004)
P
al
−T−
SEATING
PLANE
L
U0.15 (0.006) T
PIN 1
IDENT.
U0.15 (0.006) T
D
S
2X L/2
S
MC74HCT4851A, MC74HCT4852A
PACKAGE DIMENSIONS
CASE 948F
ISSUE B
16X REFK
0.10 (0.004)V
M
S
U
T
S
K
K1
16
1
9
B
−U−
8
J1
SECTION N−N
J
N
0.25 (0.010)
M
A
−V−
N
F
DETAIL E
C
DETAIL E
H
G
SOLDERING FOOTPRINT
7.06
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH OR
GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER
SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER
SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT
ON Semiconductor and the are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed
at www.onsemi.com/site/pdf/ Patent− Marking.pdf . S CILLC reserves t he right to m ake changes wit hout further notice to any products h erein. SCILLC makes no warranty , r epresentation
or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation special, consequential or incidental d amages. “Typical” parameters which may be p r ovided i n SCILLC data sheets
and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each
customer application by customer’s technical e xperts. SCILLC does not convey a ny license under its p atent r ight s n or the rights of ot hers. S CILLC p roducts a re n ot d esigned, i ntended,
or authorized for use as components in systems intended for surgic al i mplant into the body , o r other applications intended to support or sustain life, or f or a ny o t her a pplicat ion in w hich
the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, em ployees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable at torney f ees a r ising o ut o f, d irectly o r indirectly, a ny c laim o f p ersonal i njury o r d eath a ssociated wit h s uch u nintended o r u naut horized u se, e ven if such claim
alleges that SCILLC was negligent r egarding the design o r manuf acture o f t he p art. SCILLC i s a n E qual O pportunity/ Aff irmative A ction E mployer . T his l iterature i s subject t o all applicable
copyright laws and is not for resale in any manner.
UBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867Toll Free USA/Canada
Email: orderlit@onsemi.com
16X
1.26
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
DIMENSIONS: MILLIMETERS
www.onsemi.com
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loc
Sales Representative
MC74HCT4851A/D
14
Page 15
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
ON Semiconductor: MC74HC4851ANGMC74HC4851ADMC74HC4851ADGMC74HC4851ADR2MC74HC4851ADR2G