Datasheet MC74HC125AD, MC74HC125AN, MC74HC125ADT Datasheet (Motorola)

Page 1

SEMICONDUCTOR TECHNICAL DATA
!    "  !
The MC74HC125A and MC74HC126A are identical in pinout to the LS125 and LS126. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
The HC125A and HC126A noninverting buffers are designed to be used with 3–state memory address drivers, clock drivers, and other bus–oriented systems. The devices have four separate output enables that are active–low (HC125A) or active–high (HC126A).
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 µA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 72 FETs or 18 Equivalent Gates
LOGIC DIAGRAM
HC125A
Active–Low Output Enables
Active–High Output Enables
HC126A
 
N SUFFIX
14–LEAD PLASTIC DIP PACKAGE
CASE 646–06
D SUFFIX
14–LEAD PLASTIC SOIC PACKAGE
CASE 751A–03
DT SUFFIX
14–LEAD PLASTIC TSSOP PACKAGE
CASE 948G–01
A1
OE1
A2
OE2
A3
OE3
A4
OE4
2
1
5
4
9
10
12
13
Inputs Output
AOE Y
HL H
LL L
XH Z
3
Y1
6
Y2
8
Y3
11
Y4
PIN 14 = V PIN 7 = GND
FUNCTION TABLE
HC125A
A1
OE1
A2
OE2
A3
OE3
A4
OE4
CC
Inputs Output
AOE Y
HH H
LH L
XL Z
23
1
5
4
9
10
12
13
HC126A
Y1
6
Y2
8
Y3
11
Y4
ORDERING INFORMATION
MC74HCXXXAN MC74HCXXXAD MC74HCXXXADT
Plastic SOIC TSSOP
PIN ASSIGNMENT
OE1
A1 Y1
OE2
A2 Y2
GND
1 2 3 4
6 7
14 13 12 11 105
V
CC
OE4 A4
Y4 OE3
A3
9
Y3
8
4/97
Motorola, Inc. 1997
1
REV 8
Page 2
MC74HC125A MC74HC126A
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
MAXIMUM RATINGS*
Symbol
V
V
I
I
Î
T
DC Supply Voltage (Referenced to GND)
CC
V
DC Input Voltage (Referenced to GND)
in
DC Output Voltage (Referenced to GND)
out
I
DC Input Current, per Pin
in
DC Output Current, per Pin
out
DC Supply Current, VCC and GND Pins
CC
P
Power Dissipation in Still Air Plastic DIP†
D
ОООООООООООО
Storage Temperature
stg
T
Lead Temperature, 1 mm from Case for 10 Seconds
L
*Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
†Derating — Plastic DIP: – 10 mW/_C from 65_ to 125_C
SOIC Package: – 7 mW/_C from 65_ to 125_C TSSOP Package: – 6.1 mW/_C from 65_ to 125_C
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
RECOMMENDED OPERATING CONDITIONS
Symbol
V
Vin, V
tr, t
ÎÎ
DC Supply Voltage (Referenced to GND)
CC
DC Input Voltage, Output Voltage
out
(Referenced to GND)
T
Operating Temperature, All Package Types
A
Input Rise and Fall Time VCC = 2.0 V
f
(Figure 1) VCC = 4.5 V
ОООООООООООО
Parameter
SOIC Package†
TSSOP Package†
(Plastic DIP, SOIC or TSSOP Package)
Parameter
VCC = 6.0 V
Value
– 0.5 to + 7.0 – 0.5 to VCC + 0.5 – 0.5 to VCC + 0.5
± 20 ± 35 ± 75
750 500 450
ÎÎÎÎ
– 65 to + 150
260
Min
Max
2.0
6.0
0
V
CC
– 55
+ 125
0
1000
0
500
Î
Î
0
400
Unit
V V
V mA mA mA
mW
Î
_
C
_
C
Unit
V
V
_
C
ns
Î
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance cir­cuit. For proper operation, Vin and V
should be constrained to the
out
range GND v (Vin or V
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC). Unused outputs must be left open.
) v VCC.
out
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)
Symbol
V
ÎÎ
ÎÎ
V
ÎÎ
ÎÎ
V
OH
ÎÎ
ÎÎÎОООООООÎООООООО
V
ÎÎ
ÎÎ
ÎÎ
ÎÎ
Minimum High–Level Input
IH
IL
ООООООО
Voltage
ООООООО
Maximum Low–Level Input Voltage
ООООООО
ООООООО
Minimum High–Level Output Voltage
ООООООО
Maximum Low–Level Output
OL
ООООООО
Voltage
ООООООО
ООООООО
ООООООО
Parameter
Test Conditions
V
= VCC – 0.1 V
out
ООООООО
|I
| v 20 µA
out
ООООООО
V
= 0.1 V
out
|I
| v 20 µA
out
ООООООО
ООООООО
Vin = V
IH
|I
| v 20 µA
out
ООООООО
Vin = V
IH
Vin = V
IL
ООООООО
|I
| v 20 µA
out
ООООООО
Vin = V
IL
ООООООО
ООООООО
|I
| v 3.6 mA
out
|I
| v 6.0 mA
out
|I
| v 7.8 mA
out
|I
| v 3.6 mA
out
|I
| v 6.0 mA
out
|I
| v 7.8 mA
out
V
CC
V
2.0
ÎÎ
3.0
4.5
ÎÎ
6.0
2.0
3.0
ÎÎ
4.5
ÎÎ
6.0
2.0
4.5
ÎÎ
6.0
3.0
4.5
ÎÎ
6.0
2.0
ÎÎ
4.5
6.0
ÎÎ
3.0
ÎÎ
4.5
6.0
ÎÎ
Guaranteed Limit
– 55 to
25_C
1.5
ÎÎ
2.1
3.15
ÎÎ
4.2
0.5
0.9
ÎÎ
1.35
ÎÎ
1.8
1.9
4.4
ÎÎ
5.9
2.48
3.98
ÎÎ
5.48
0.1
ÎÎ
0.1
0.1
ÎÎ
0.26
ÎÎ
0.26
0.26
ÎÎ
v
85_C
1.5
ÎÎ
2.1
3.15
ÎÎ
4.2
0.5
0.9
ÎÎ
1.35
ÎÎ
1.8
1.9
4.4
ÎÎ
5.9
2.34
3.84
ÎÎ
5.34
0.1
ÎÎ
0.1
0.1
ÎÎ
0.33
ÎÎ
0.33
0.33
ÎÎ
v
125_C
1.5
ÎÎ
2.1
3.15
ÎÎ
4.2
0.5
0.9
ÎÎ
1.35
ÎÎ
1.8
1.9
4.4
ÎÎ
5.9
2.2
3.7
ÎÎ
5.2
0.1
ÎÎ
0.1
0.1
ÎÎ
0.4
ÎÎ
0.4
0.4
ÎÎ
Unit
V
Î
Î
V
Î
Î
V
Î
Î
V
Î
Î
Î
Î
MOTOROLA High–Speed CMOS Logic Data
2
DL129 — Rev 6
Page 3
MC74HC125A MC74HC126A
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
Î
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)
Guaranteed Limit
V
Symbol
I
in
I
OZ
ÎÎ
ÎÎ
I
CC
Parameter
Maximum Input Leakage Current Maximum Three–State Leakage
ООООООО
Current
ООООООО
Maximum Quiescent Supply Current (per Package)
Test Conditions
Vin = VCC or GND Output in High–Impedance State
ООООООО
Vin = VIL or V V
= VCC or GND
out
ООООООО
IH
Vin = VCC or GND I
= 0 µA
out
CC
6.0
6.0
ÎÎ
ÎÎ
6.0
NOTE:Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
– 55 to
V
25_C
± 0.1 ± 0.5
ÎÎ
ÎÎ
4.0
v
85_C
± 1.0 ± 5.0
ÎÎ
ÎÎ
40
v
125_C
± 1.0 ± 10
ÎÎ
ÎÎ
160
Unit
µA µA
Î
Î
µA
AC ELECTRICAL CHARACTERISTICS (C
= 50 pF, Input tr = tf = 6.0 ns)
L
Guaranteed Limit
Symbol
t
PLH
ÎÎ
t
PHL
ÎÎ
t
PLZ
ÎÎ
t
PHZ
ÎÎ
t
PZL
ÎÎ
t
PZH
ÎÎ
t
TLH
ÎÎ
t
THL
ÎÎ
C
in
C
out
ÎÎ
Parameter
,
Maximum Propagation Delay, Input A to Output Y
ООООООООООООООО
(Figures 1 and 3)
ООООООООООООООО
,
Maximum Propagation Delay, Output Enable to Y
ООООООООООООООО
(Figures 2 and 4)
ООООООООООООООО
,
Maximum Propagation Delay, Output Enable to Y
ООООООООООООООО
(Figures 2 and 4)
ООООООООООООООО
,
Maximum Output Transition Time, Any Output
ООООООООООООООО
(Figures 1 and 3)
ООООООООООООООО
Maximum Input Capacitance Maximum Three–State Output Capacitance
(Output in High–Impedance State)
ООООООООООООООО
V
CC
2.0
ÎÎ
3.0
4.5
ÎÎ
6.0
2.0
ÎÎ
3.0
4.5
ÎÎ
6.0
2.0
ÎÎ
3.0
4.5
ÎÎ
6.0
2.0
ÎÎ
3.0
4.5
ÎÎ
6.0 — —
ÎÎ
– 55 to
V
25_C
90
ÎÎ
36 18
ÎÎ
15
120
ÎÎ
45 24
ÎÎ
20 90
ÎÎ
36 18
ÎÎ
15 60
ÎÎ
22 12
ÎÎ
10 10
v
85_C
115
ÎÎ
45 23
ÎÎ
20
150
ÎÎ
60 30
ÎÎ
26
115
ÎÎ
45 23
ÎÎ
20 75
ÎÎ
28 15
ÎÎ
13 10 15
ÎÎ15ÎÎ
v
125_C
135
ÎÎ
60 27
ÎÎ
23
180
ÎÎ
80 36
ÎÎ
31
135
ÎÎ
60 27
ÎÎ
23 90
ÎÎ
34 18
ÎÎ
15 10 15
ÎÎ
Unit
Î
Î
Î
Î
Î
Î
Î
Î
pF pF
Î
ns
ns
ns
ns
NOTE:For propagation delays with loads other than 50 pF , and information on typical parametric values, see Chapter 2 of the Motorola High–
Speed CMOS Data Book (DL129/D).
C
PD
Power Dissipation Capacitance (Per Buffer)*
*Used to determine the no–load dynamic power consumption: PD = CPD V
Motorola High–Speed CMOS Data Book (DL129/D).
High–Speed CMOS Logic Data DL129 — Rev 6
Typical @ 25°C, VCC = 5.0 V
30
2
f + ICC VCC. For load considerations, see Chapter 2 of the
CC
pF
3 MOTOROLA
Page 4
MC74HC125A MC74HC126A
t
r
90%
t
TLH
10%
90%
50%
10%
50%
Figure 1.
INPUT A
OUTPUT Y
t
PLH
SWITCHING WAVEFORMS
t
f
t
PHL
t
THL
V
CC
GND
OE (HC125A)
OE (HC126A)
OUTPUT Y
OUTPUT Y
50%
50%
t
PZLtPLZ
50%
t
PZHtPHZ
50%
Figure 2.
10%
90%
V
CC GND V
CC GND
HIGH IMPEDANCE
V
OL V
OH HIGH IMPEDANCE
TEST POINT
OUTPUT
DEVICE
UNDER
TEST
*Includes all probe and jig capacitance
CL*
Figure 3. T est Circuit
OE
A
DEVICE UNDER
TEST
TEST POINT
1 k
OUTPUT
*Includes all probe and jig capacitance
CL *
CONNECT TO VCC WHEN TESTING t CONNECT TO GND WHEN TESTING t
Figure 4. T est Circuit
V
CC
Y
PLZ
PHZ
AND t
and t
PZL.
PZH.
HC125A
(1/4 OF THE DEVICE)
V
CC
OE
A
Y
HC126A
(1/4 OF THE DEVICE)
MOTOROLA High–Speed CMOS Logic Data
4
DL129 — Rev 6
Page 5
SEATING PLANE
MC74HC125A MC74HC126A
OUTLINE DIMENSIONS
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751A–03
R
X 45°
ISSUE F
M M
B0.25 (0.010)
M
J
–A–
814
P 7 PL
–B–
1
7
G
C
D 14 PL
0.25 (0.010) T B A
K
M
S S
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
F
MILLIMETERS INCHES
MIN MINMAX MAX
DIM
A B C D F G J K M P R
8.75
8.55
4.00
3.80
1.75
1.35
0.49
0.35
1.25
0.40
1.27 BSC 0.050 BSC
0.25
0.19
0.25
0.10 7
0
°
°
5.80
6.20
0.25
0.50
0.337
0.150
0.054
0.014
0.016
0.008
0.004
0.228
0.010
0.344
0.157
0.068
0.019
0.049
0.009
0.009 7
0
°
°
0.244
0.019
N SUFFIX
PLASTIC DIP PACKAGE
CASE 646–06
ISSUE L
14 8
B
17
A F
N
SEATING
HG D
PLANE
C
K
L
J
M
NOTES:
1. LEADS WITHIN 0.13 (0.005) RADIUS OF TRUE POSITION AT SEATING PLANE AT MAXIMUM MATERIAL CONDITION.
2. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
3. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
4. ROUNDED CORNERS OPTIONAL.
DIM MIN MAX MIN MAX
A 0.715 0.770 18.16 19.56 B 0.240 0.260 6.10 6.60 C 0.145 0.185 3.69 4.69 D 0.015 0.021 0.38 0.53 F 0.040 0.070 1.02 1.78
G 0.100 BSC 2.54 BSC
H 0.052 0.095 1.32 2.41 J 0.008 0.015 0.20 0.38 K 0.115 0.135 2.92 3.43 L 0.300 BSC 7.62 BSC
M 0 10 0 10
____
N 0.015 0.039 0.39 1.01
MILLIMETERSINCHES
High–Speed CMOS Logic Data DL129 — Rev 6
5 MOTOROLA
Page 6
MC74HC125A MC74HC126A
OUTLINE DIMENSIONS
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948G–01
ISSUE O
0.10 (0.004)
SEATING
–T–
PLANE
14X REFK
S
U
T
S
N
0.25 (0.010)
U0.15 (0.006) T
S
2X L/2
0.10 (0.004) V
14
M
8
M
L
PIN 1 IDENT.
1
S
U0.15 (0.006) T
A
–V–
B
–U–
N
F
7
DETAIL E
K
K1
J
J1
SECTION N–N
C
D
G
H
DETAIL E
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE –W–.
INCHESMILLIMETERS
–W–
DIM MIN MAX MIN MAX
A 4.90 5.10 0.193 0.200 B 4.30 4.50 0.169 0.177 C ––– 1.20 ––– 0.047 D 0.05 0.15 0.002 0.006 F 0.50 0.75 0.020 0.030 G 0.65 BSC 0.026 BSC H 0.50 0.60 0.020 0.024 J 0.09 0.20 0.004 0.008
J1 0.09 0.16 0.004 0.006
K 0.19 0.30 0.007 0.012
K1 0.19 0.25 0.007 0.010
L 6.40 BSC 0.252 BSC
M 0 8 0 8
____
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty , representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “T ypical” parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.
How to reach us: USA/EUROPE /Locations Not Listed: Motorola Literature Distribution; JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center,
P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 81–3–3521–8315
Mfax: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, INTERNET: http://www.mot.com/SPS/
– US & Canada ONLY 1–800–774–1848 51 Ting Kok Road, T ai Po, N.T., Hong Kong. 852–26629298
MOTOROLA High–Speed CMOS Logic Data
6
Mfax is a trademark of Motorola, Inc.
MC74HC125A/D
DL129 — Rev 6
Loading...