MC145705•MC145706•MC145707 MOTOROLA
6
PIN DESCRIPTIONS
V
CC
Digital Power Supply
This digital supply pin is connected to the logic power sup-
ply. This pin should have a 0.33 µF capacitor to ground.
GND
Ground
Ground return pin is typically connected t o the signal
ground pin of the EIA–232–D connector (Pin 7) as well as to
the logic power supply ground.
V
DD
Positive Power Supply
This is the positive output of the on–chip voltage doubler
and the positive power supply input of the driver/receiver
sections of the device. This pin requires an external storage
capacitor to filter the 50% duty cycle voltage generated by
the charge pump.
V
SS
Negative Power Supply
This is the negative output of the on–chip voltage doubler/
inverter and the negative power supply input of the driver/
receiver sections of the device. This pin requires an external
storage capacitor to filter the 50% duty cycle voltage generated by the charge pump.
TxEN
Output Enable
This is the driver output enable pin. When this pin is in
logic low level, the condition of the driver outputs (Tx1 – Tx3)
are in keep OFF (mark
) state.
STB
Standby
The device enters the standby mode while this pin is connected to the logic high level. During the standby mode,
driver and receiver output pins become high impedance
state. In this condition, supply current ICC is below 10 µA
(Typ) and can be operated with low current consumption.
C2+, C2–, C1+, C1–
Voltage Doubler and Inverter
These are the connections to the internal voltage doubler
and inverter, which generate the VDD and VSS voltages.
Rx1, Rx2 (Rx3)
Receive Data Input
These are the EIA–232–E receive signal inputs. A voltage
between + 3 and + 25 V is decoded as a space, and causes
the corresponding DO pin to swing to ground (0 V). A voltage
between – 3 and – 25 V is decoded as a mark, and causes
the DO pin to swing up to VCC.
DO1, DO2 (DO3)
Data Output
These are the receiver digital output pins, which swing
from VCC to GND. Each output pin is capable of driving one
LSTTL input load.
Output level of these p ins is high impedance while in
standby mode.
DI1, DI2 (DI3)
Data Input
These are t he high impedance digital input pins to the
drivers. Input voltage levels on these pins must be between
VCC and GND.
The level of these input pins are TTL/CMOS compatible.
Tx1, Tx2 (Tx3)
Transmit Data Output
These are the EIA–232–E transmit signal output pins,
which swing toward VDD and VSS. A logic 1 at a DI input
causes the corresponding Tx output to swing toward VSS.
The actual levels and slew rate achieved will depend on the
output loading (RL/CL).
The minimum output impedance is 300 Ω when turned off.
SWITCHING CHARACTERISTICS
RECEIVER
DRIVER
50%
DI1 – DI3
(INPUT)
+ 3 V
0 V
t
f
10%
90%
t
r
t
PHL
t
PLH
V
OL
V
OH
Tx1 – Tx3
(OUTPUT
)
50%
Rx1 – Rx3
(INPUT)
+ 3 V
0 V
t
f
10%
90%
t
r
t
PHL
t
PLH
V
OL
V
OH
DO1 – DO3
(OUTPUT)
STB (INPUT)
Tx1 – Rx3
(OUTPUT)
RECEIVER
DRIVER
+ 5 V
0 V
V
OL
V
OH
+ 1.5 V + 1.5 V
+ 5 V
+ 5 V
– 5 V– 5 V
t
DAZ
t
DZA
STB (INPUT)
DO1 – DO3
(OUTPUT)
+ 5 V
0 V
V
OL
V
OH
+ 1.5 V + 1.5 V
90% 90%
10%10%
t
RAZ
t
RZA
HIGH Z
HIGH Z