Datasheet MC14544BCL, MC14544BCP Datasheet (Motorola)

MOTOROLA CMOS LOGIC DATA

1

MC14544B

 " 
 " 
! # 

CMOS MSI (Low–Power Complementary MOS)

The MC14544B BCD–to–seven segment latch/decoder/driver is designed
for use with liquid crystal readouts, and is constructed with complementary
MOS (CMOS) enhancement mode d evices. The circuit provides t he
functions of a 4–bit storage latch and an 8421 BCD–to–seven segment
decoder and driver. The device has the capability to invert the logic levels of
the output combination. The phase (Ph), blanking (BI), and latch disable (LD)
inputs are used to reverse the truth table phase, blank the display , and store
a BCD code, respectively. For liquid crystal (LC) readouts, a square wave is
applied to the Ph input of the circuit and the electrically common backplane
of the d isplay. The o utputs of the circuit are c onnected directly to the
segments of the LC readout. The Ripple Blanking Input (RBI) and the Ripple
Blanking Output (RBO) can be used to suppress either leading or trailing
zeroes.

For o ther t ypes o f readouts, s uch a s light–emitting d iode ( LED),
incandescent, gas discharge, and fluorescent readouts, connection dia­grams are given on this data sheet.

Applications include instrument (e.g., counter, DVM etc.) display driver,
computer/calculator display driver, cockpit display driver, and various clock,
watch, and timer uses.

• Latch Storage of Code

• Blanking Input

• Readout Blanking on All Illegal Input Combinations

• Direct LED (Common Anode or Cathode) Driving Capability

• Supply Voltage Range = 3.0 V to 18 V

• Capability for Suppression of Non–significant zero

• Capable of Driving Two Low–power TTL Loads, One Low–power

Schottky TTL Load or Two HTL Loads Over the Rated Temperature
Range

MAXIMUM RATINGS* (Voltages referenced to V

SS

)

Rating

Symbol Value Unit

DC Supply Voltage V

DD

– 0.5 to + 18 V

Input Voltage, All Inputs V

in

– 0.5 to VDD + 0.5 V

DC Input Current per Pin I

in

± 10 mAdc

Operating Temperature Range T

A

– 55 to + 125

_

C

Power Dissipation, per Package† P

D

500 mW

Storage Temperature Range T

stg

– 65 to + 150

_

C

Maximum Continuous Output Drive
Current (Source or Sink) per Output

I

OHmax

I

OLmax

10 mAdc

Maximum Continuous Output Power*
(Source or Sink) per Output

P

OHmax

P

OLmax

70 mW

*P

OHmax

= IOH (VOH – VDD) and P

OLmax

= IOL (VOL – VSS)
*Maximum Ratings are those values beyond which damage to the device may occur.
†Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
Ceramic “L” Packages: – 12 mW/_C From 100_C To 125_C



SEMICONDUCTOR TECHNICAL DATA

 Motorola, Inc. 1995

REV 3
1/94



L SUFFIX

CERAMIC

CASE 726

ORDERING INFORMATION

MC14XXXBCP Plastic
MC14XXXBCL Ceramic

TA = – 55° to 125°C for all packages.

P SUFFIX

PLASTIC

CASE 707

PIN ASSIGNMENT

A

B

C

LD

V

SS

RBO

BI

PH

D e

g

f

V

DD

RBI

a

b

c

d

14

15

16

17

18

10

11

12

13

5

4

3

2

1

9

8

7

6

This device contains protection circuitry to
guard against damage due to high static
voltages or electric fields. However, pre­cautions must be taken to avoid applications of
any voltage higher than maximum rated volt­ages to this high–impedance circuit. For proper
operation, Vin and V

out

should be constrained

to the range VSS v (Vin or V

out

) v VDD.

Unused inputs must always be tied to an
appropriate logic voltage level (e.g., either V

SS

or VDD). Unused outputs must be left open.

0 1 2 3 4 5 6 7 8 9

DISPLAY

a

b

c

d

e

f g

MOTOROLA CMOS LOGIC DATAMC14544B

2

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V

SS

)

V

DD

– 55_C 25_C 125_C

Characteristic

Symbol

DD

Vdc

Min Max Min Typ # Max Min Max

Unit

Output Voltage “0” Level

Vin = VDD or 0

V

OL

5.0
10
15

—
—
—

0.05

0.05

0.05

—
—
—

0
0
0

0.05

0.05

0.05

—
—
—

0.05

0.05

0.05

Vdc

“1” Level

Vin = 0 or V

DD

V

OH

5.0
10
15

4.95

9.95

14.95

—
—
—

4.95

9.95

14.95

5.0
10
15

—
—
—

4.95

9.95

14.95

—
—
—

Vdc

Input Voltage # “0” Level

(VO = 4.5 or 0.5 Vdc)
(VO = 9.0 or 1.0 Vdc)
(VO = 13.5 or 1.5 Vdc)

V

IL

5.0
10
15

—
—
—

1.5

3.0

4.0

—
—
—

2.25

4.50

6.75

1.5

3.0

4.0

—
—
—

1.5

3.0

4.0

Vdc

“1” Level
(VO = 0.5 or 4.5 Vdc)
(VO = 1.0 or 9.0 Vdc)
(VO = 1.5 or 13.5 Vdc)

V

IH

5.0
10
15

3.5

7.0
11

—
—
—

3.5

7.0
11

2.75

5.50

8.25

—
—
—

3.5

7.0
11

—
—
—

Vdc

Output Drive Current

(VOH = 2.5 Vdc) Source
(VOH = 4.6 Vdc)
(VOH = 0.5 Vdc)
(VOH = 9.5 Vdc)
(VOH = 13.5 Vdc)

I

OH

5.0

5.0
10
10
15

– 3.0

– 0.64

—
– 1.6
– 4.2

—
—
—
—
—

– 2.4

– 0.51

—
– 1.3
– 3.4

– 4.2
– 0.88
– 10.1
– 2.25

– 8.8

—
—
—
—
—

– 1.7

– 0.36

—
– 0.9
– 2.4

—
—
—
—

mAdc

(VOL = 0.4 Vdc) Sink
(VOL = 0.5 Vdc)
(VOL = 9.5 Vdc)
(VOL = 1.5 Vdc)

I

OL

5.0
10
10
15

0.64

1.6
—

4.2

—
—
—
—

0.51

1.3
—

3.4

0.88

2.25

10.1

8.8

—
—
—
—

0.36

0.9
—

2.4

—
—
—

mAdc

Input Current I

in

15 — ±0.1 — ±0.00001 ±0.1 — ±1.0 µAdc

Input Capacitance C

in

— — — — 5.0 7.5 — — pF

Quiescent Current

(Per Package) Vin = 0 or VDD,
I

out

= 0 µA

I

DD

5.0
10
15

—
—
—

5.0
10
20

—
—
—

0.005

0.010

0.015

5.0
10
20

—
—
—

150
300
600

µAdc

Total Supply Current**†

(Dynamic plus Quiescent,
Per Package)
(CL = 50 pF on all outputs, all
buffers switching)

I

T

5.0
10
15

IT = (1.6 µA/kHz) f + I

DD

IT = (3.1 µA/kHz) f + I

DD

IT = (4.7 µA/kHz )f + I

DD

µAdc

#Noise immunity specified for worst–case input combination.

Noise Margin for both “1” and “0” level = 1.0 V min @ VDD = 5.0 V

= 2.0 V min @ VDD = 10 V
= 2.5 V min @ VDD = 15 V

†To calculate total supply current at loads other than 50 pF:

IT(CL) = IT(50 pF) + 3.5 x 10–3 (CL – 50) VDDf
where: IT is in µA (per package), CL in pF, VDD in V, and f in kHz is input frequency.
*The formulas given are for the typical characteristics only at 25_C.

MOTOROLA CMOS LOGIC DATA

3

MC14544B

SWITCHING CHARACTERISTICS* (C

L

= 50 pF, TA = 25_C)

Characteristic

Symbol V

DD

Min Typ Max Unit

Output Rise Time

t

TLH

= (3.0 ns/pF) CL + 30 ns

t

TLH

= (1.5 ns/pF) CL + 15 ns

t

TLH

= (1.1 ns/pF) CL + 10 ns

t

TLH

5.0
10
15

—
—
—

100

50
40

200
100

80

ns

Output Fall Time

t

THL

= (1.5 ns/pF) CL + 25 ns

t

THL

= (0.75 ns/pF) CL + 12.5 ns

t

THL

= (0.55 ns/pF) CL + 12.5 ns

t

THL

5.0
10
15

—
—
—

100

50
40

200
100

80

ns

Turn–Off Delay Time

t

PLH

= (1.7 ns/pF) CL + 520 ns

t

PLH

= (0.66 ns/pF) CL + 217 ns

t

PLH

= (0.5 ns/pF) CL + 160 ns

t

PLH

5.0
10
15

—
—
—

605
250
185

1210

500
370

ns

Turn–On Delay Time

t

PHL

= (1.7 ns/pF) CL + 420 ns

t

PHL

= (0.66 ns/pF) CL + 172 ns

t

PHL

= (0.5 ns/pF) CL + 130 ns

t

PHL

5.0
10
15

—
—
—

505
205
155

1650

660
495

ns

Setup Time t

su

5.0
10
15

0
0
0

– 40
– 15
– 10

—
—
—

ns

Hold Time t

h

5.0
10
15

80
30
20

40
15
10

—
—
—

ns

Latch Disable Pulse Width (Strobing Data) t

WH

5.0
10
15

250
100

80

125

50
40

—
—
—

ns

*The formulas given are for the typical characteristics only.

LOGIC DIAGRAM

VDD = PIN 18

VSS = PIN 9

B 3

LD 1

D 4

C 2

A 5

6

PHASE

16 g

17 f

15 e

14 d

13 c

12 b

11 a

BI 7

8 RBO

RBI 10

MOTOROLA CMOS LOGIC DATAMC14544B

4

CONNECTIONS TO VARIOUS DISPLAY READOUTS

LIQUID CRYSTAL (LC) READOUT

LIGHT EMITTING DIODE (LED) READOUT

INCANDESCENT READOUT

NOTE: Bipolar transistors may be added for gain (for VDD v 10 V or I

out

≥ 10 mA).

GAS DISCHARGE READOUT

SQUARE WAVE

(VSS TO VDD)

COMMON
BACKPLANE

ONE OF SEVEN SEGMENTS

MC14544B

OUTPUT

Ph

MC14544B

OUTPUT

Ph

V

SS

APPROPRIATE

VOLTAGE

MC14544B

OUTPUT

Ph

V

SS

COMMON

CATHODE LED

COMMON

ANODE LED

V

DD

MC14544B

OUTPUT

Ph

V

DD

MC14544B

OUTPUT

Ph

APPROPRIATE

VOLTAGE

V

SS

TRUTH TABLE

Inputs Outputs

RBI LD BI Ph* D C B A RBO a b c d e f g Display

X X 1 0 X X X X # 0 0 0 0 0 0 0 Blank
1

1

0

0

0

0

0

0

1

0

0

0

0

0

0

0

Blank

10110000000000001001010101010100Blank

0

X 1 0 0 0 0 0 1 0 0 1 1 0 0 0 0 1

XX1100000000011000011110010100011

2

X

1

0

0

0

0

1

1

0

1

1

1

1

0

0

1

3

X

1

0

0

0

1

0

0

0

0

1

1

0

0

1

1

4

X1000101010110115

X 1 0 0 0 1 1 0 0 1 0 1 1 1 1 1 6

XX1100000011110100110110101010106

7

X

1

0

0

1

0

0

0

0

1

1

1

1

1

1

1

8

X

1

0

0

1

0

0

1

0

1

1

1

1

0

1

1

9

X100101000000000Blank

X 1 0 0 1 0 1 1 0 0 0 0 0 0 0 0 Blank

XX110000110110100000000000000000Blank

Blank

X

1

0

0

1

1

0

1

0

0

0

0

0

0

0

0

Blank

X

1

0

0

1

1

1

0

0

0

0

0

0

0

0

0

Blank

X100111100000000Blank

X 0 0 0 X X X X # ** **
† † † 1 † † Inverse of Output

Combinations Above

Display

as above

X = Don’t Care
†Above Combinations

*For liquid crystal readouts, apply a square wave

to Ph. For common cathode LED readouts, select
Ph = 0. For common anode LED readouts, select
Ph = 1.

**Depends upon the BCD Code previously applied

when LD = 1.

# RBO = RBI  (A

B C D)

MOTOROLA CMOS LOGIC DATA

5

MC14544B

Figure 1. Typical Output Source

Characteristics

Figure 2. Typical Output Sink

Characteristics

–24

–18

–12

–6.0

0

I

OH

, SOURCE CURRENT (mAdc)

(VOH – VDD), SOURCE DEVICE VOLTAGE (Vdc)

–16 –12 –8.0 –4.0 0

VDD = 5.0 Vdc

P

OHmax

= 70 mWdc

VDD = 10 Vdc

VDD = 15 Vdc

VSS = 0 Vdc

0

6.0

12

18

24

I

OL

, SINK CURRENT (mAdc)

(VOL – VSS), SINK DEVICE VOLTAGE (Vdc)

0 4.0 8.0 12 16

VDD = 15 Vdc

VDD = 10 Vdc

VDD = 5.0 Vdc

VSS = 0 Vdc

P

OLmax

= 70 mWdc

Figure 3. Dynamic Power Dissipation

Signal Waveforms

Inputs BI and Ph low, and Inputs D and LD high.
f in respect to a system clock.

Figure 4. Dynamic Signal Waveforms

(a) Inputs D, Ph, and BI low, and Inputs A, B, and LD high.

(b) Inputs D, Ph, and BI low, and Inputs A and B high.

(c) Data DCBA strobed into latches

20 ns

20 ns

V

DD

V

SS

V

OH

V

OL

10%

50%

90%

1

2f

50% DUTY CYCLE

A, B, AND C

ANY OUTPUT

All outputs connected to respective CL loads.

20 ns 20 ns

90%

10%

50%

t

PHL

t

PLH

90%

50%

10%

V

DD

V

SS

V

OH

V

OL

V

DD

V

SS

V

DD

V

SS

V

OH

V

OL

V

DD

V

SS

t

THL

t

TLH

C

g

LD

C

g

LD

20 ns

90%

50%

10%

50% 50%

t

h

t

su

50%

t

WH

MOTOROLA CMOS LOGIC DATAMC14544B

6

TYPICAL APPLICATIONS FOR RIPPLE BLANKING

LEADING EDGE ZERO SUPPRESSION

DISPLAYS

CONNECT TO

VDD (1)

1 1 0 0 0 0

MC14544B MC14544B MC14544B MC14544B MC14544B MC14544B

0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 0 1 1

(0) (0) (5) (0) (1) (3)

INPUT

CODE

D C B A D C B A D C B A D C B A D C B A D C B A

a g– – – – – a g– – – – – a g– – – – – a g– – – – – a g– – – – – a g– – – – –

RBI RBO RBI RBO RBI RBO RBI RBO RBI RBO RBI RBO

TRAILING EDGE ZERO SUPPRESSION

DISPLAYS

CONNECT TO
VDD (1)

0 0 0 1 1

0

MC14544B MC14544B MC14544B MC14544B MC14544B MC14544B

0 1 0 1 0 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0

(5) (0) (1) (3) (0) (0)

INPUT

CODE

D C B A D C B A D C B A D C B A D C B A D C B A

a g– – – – – a g– – – – – a g– – – – – a g– – – – – a g– – – – – a g– – – – –

RBI RBO RBI RBO RBI RBO RBI RBO RBI RBO RBI RBO

INPUT
CODE

MOTOROLA CMOS LOGIC DATA

7

MC14544B

OUTLINE DIMENSIONS

L SUFFIX

CERAMIC DIP PACKAGE

CASE 726–04

ISSUE G

NOTES:

1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.

2. CONTROLLING DIMENSION: INCH.

3. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.

4. DIMENSION F FOR FULL LEADS. HALF
LEADS OPTIONAL AT LEAD POSITIONS 1, 9,
10, AND 18.

1

SEATING
PLANE

10

9

18

M

K

C

N

F

G

D

L

–A–

–B–

18 PL

J 18 PL

–T–

S

A

M

0.25 (0.010) T

S

B

M

0.25 (0.010) T

OPTIONAL LEAD

CONFIGURATION (1, 9, 10, 18)

DIM MIN MAX MIN MAX

MILLIMETERSINCHES

A 22.35 23.110.880 0.910
B 6.10 7.490.240 0.295
C ––– 5.08––– 0.200
D 0.38 0.530.015 0.021

G 2.54 BSC0.100 BSC
J 0.20 0.300.008 0.012
K 3.18 4.320.125 0.170
L 7.62 BSC0.300 BSC
M 0 15 0 15
N 0.51 1.020.020 0.040

_ __ _

F 1.40 1.780.055 0.070

P SUFFIX

PLASTIC DIP PACKAGE

CASE 707–02

ISSUE C

NOTES:

1. POSITIONAL TOLERANCE OF LEADS (D),
SHALL BE WITHIN 0.25 (0.010) AT MAXIMUM
MATERIAL CONDITION, IN RELATION TO
SEATING PLANE AND EACH OTHER.

2. DIMENSION L TO CENTER OF LEADS WHEN
FORMED PARALLEL.

3. DIMENSION B DOES NOT INCLUDE MOLD
FLASH.

1

SEATING
PLANE

10

9

18

M

A

B

K

C

N

F

G

D

H

J

L

DIM MIN MAX MIN MAX

INCHESMILLIMETERS

A 22.22 23.24 0.875 0.915
B 6.10 6.60 0.240 0.260
C 3.56 4.57 0.140 0.180
D 0.36 0.56 0.014 0.022
F 1.27 1.78 0.050 0.070

G 2.54 BSC 0.100 BSC

H 1.02 1.52 0.040 0.060
J 0.20 0.30 0.008 0.012
K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC

M 0 15 0 15

N 0.51 1.02 0.020 0.040

_ _ _ _

How to reach us:
USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center,

P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

MFAX: [e-mail] – TOUCHTONE 602–244–6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
INTERNET: http://Design–NET.com 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty , representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit,
and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided
in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters,
including “Typicals” must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent
rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant
into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a
situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application,
Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and
expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or
unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered
trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer .

MC14544B/D

*MC14544B/D*

◊