Datasheet MC100LVEP14DT, MC100LVEP14DTR2 Datasheet (MOTOROLA)

MC100LVEP14
Low-Voltage 1:5 Differential

LVECL/LVPECL/LVEPECL/HSTL
Clock Driver

The MC100LVEP14 is a low skew 1–to–5 differential driver, designed
with clock distribution in mind, accepting two clock sources into an input
multiplexer. The LVECL/LVPECL input signals can be either differential
or single–ended (if the VBB output is used). HSTL inputs can be used
when the LVEP14 is operating under LVPECL conditions.

The LVEP14 specifically guarantees low output–to–output skew.
Optimal design, layout, and processing minimize skew within a device and
from lot to lot.

To ensure that the tight skew specification is realized, both sides of
any differential output need to be terminated identically into 50W even
if only one side is being used. When fewer than all five pairs are used,
identically terminate all the output pairs on the same package side
whether used or unused. If no outputs on a single side are used, then
leave these outputs open (unterminated). This will maintain minimum
output skew. Failure to do this will result in a 10–20ps loss of skew
margin (propagation delay) in the output(s) in use.

The common enable (EN
disabled in the LOW state. This avoids a runt clock pulse when the
device is enabled/disabled as can happen with an asynchronous
control. The internal flip flop is clocked on the falling edge of the input
clock, therefore all associated specification limits are referenced to the
negative edge of the clock input.

The MC100LVEP14, as with most other LVECL devices, can be
operated from a positive VCC supply in LVPECL mode. This allows
the LVEP14 to be used for high performance clock distribution in
+3.3V or +2.5V systems. Single ended input operation is limited to a
VCC ≥ 3.0V in LVPECL mode, or VEE ≤ –3.0V in LVECL mode.
Designers can take advantage of the LVEP14’s performance to
distribute low skew clocks across the backplane or the board. For more
information, refer to Application Note AN1406/D.

• 100ps Part–to–Part Skew

• 25ps Output–to–Output Skew

• Differential Design

• 400ps T ypical Propagation Delay

• High Bandwidth to 1.5 Ghz T ypical

• LVPECL and HSTL mode: +2.375V to +3.8V V

• LVECL mode: 0V V

• 75kΩ Internal Pulldown CLKs, Pull up & Pulldown CLKs

• ESD Protection: >2KV HBM; >100V MM

• Moisture Sensitivity Level 2

For Additional Information, See Application Note AND8003/D

• Flammability Rating: UL–94 code V–0 @ 1/8”, Oxygen Index 28 to 34

• Transistor Count = 357 devices

) is synchronous, outputs are enabled/

with VEE = 0V

CC

with VEE = –2.375V to –3.8V

CC

http://onsemi.com

20

1

TSSOP–20
DT SUFFIX

CASE 948E

MARKING DIAGRAM*

VP = LVEP

100

VP14

ALYW

*For additional information, see Application Note
AND8002/D

ORDERING INFORMATION

Device Package Shipping

MC100L VEP14DT TSSOP 75 Units/Tray

MC100L VEP14DTR2 TSSOP 2500 Tape & Reel

A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week

 Semiconductor Components Industries, LLC, 2000

May, 2000 – Rev. 1

1 Publication Order Number:

MC100L VEP14/D

VCC EN

1920

MC100LVEP14

VCC

CLK1 VBB CLK0 CLK0 CLK_SELVEE

CLK1

1718 16 15 14 13 12

10

D

Q

11

21

Q0

56789

43

Q2Q0 Q3 Q4Q4

Q2Q1

10

Q3Q1

Figure 1. 20–Lead TSSOP and Logic Diagram

(Top View)

Warning: All VCC and VEE pins must be externally connected
to Power Supply to guarantee proper operation.

PIN DESCRIPTION

Pins

CLK0, CLK0
CLK1, CLK1
Q0:4, Q0:4
CLK_SEL
EN
VBB
VCC
VEE

LVECL/LVPECL/HSTL CLK Input
LVECL/LVPECL/HSTL CLK Input
LVECL/LVPECL Outputs
LVECL/LVPECL Active Clock Select Input
Sync Enable
Reference Voltage Output
Positive Supply
Negative, 0 Supply

Function

FUNCTION TABLE

CLK0

L
H
X
X
X

CLK1

X
X
L
H
X

CLK_SEL

L

L
H
H
X

EN

L
L
L
L

H

Q

L

H

L

H

L*

* On next negative transition of CLK0 or CLK1

http://onsemi.com

2

MC100LVEP14

MAXIMUM RATINGS*

Symbol Parameter Value Unit

V

EE

V

CC

V

I

V

I

I

out

I

BB

T

A

T

stg

θ

JA

θ

JC

T

sol

* Maximum Ratings are those values beyond which damage to the device may occur.

{

Use for inputs of same package only.

DC CHARACTERISTICS, ECL/LVECL (VCC = 0V, VEE = –3.3(+0.925, –0.5)V) (Note 5.)

Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit

I

EE

V

OH

V

OL

V

IH

V

IL

V

BB

V

IHCMR

I

IH

I

IL

1. VCC = 0V, VEE = V

2. All loading with 50 ohms to VCC–2.0 volts.

3. Single ended input operation is limited VEE ≤ –3.0V in ECL/LVECL mode.

4. V

5. Input and output parameters vary 1:1 with VCC.

Power Supply Current (Note 1.) 45 60 75 45 60 75 45 60 95 mA
Output HIGH Voltage (Note 2.) –1145 –1020 –0895 –1 145 –1020 –0895 –1145 –1020 –0895 mV
Output LOW Voltage (Note 2.) –1995 –1820 –1650 –1995 –1820 –1650 –1995 –1820 –1650 mV
Input HIGH Voltage –1165 –0880 –1165 –0880 –1165 –0880 mV
Input LOW Voltage –1810 –1625 –1810 –1625 –1810 –1625 mV
Output Reference Voltage (Note 3.) –1525 –1425 –1325 –1525 –1425 –1325 –1525 –1425 –1325 mV
Input HIGH Voltage Common Mode

Range (Note 4.)
Input HIGH Current 150 150 150 µA
Input LOW Current 0.5

min varies 1:1 with VEE, max varies 1:1 with VCC.

IHCMR

DC CHARACTERISTICS, HSTL (VCC = 2.5(–0.125, +1.3)V, VEE = 0V)

Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit

V

IH

V

IL

V

X

I

CC

6. VCC = 2.375V to 3.8V , VEE = 0V, all other pins floating.

Input HIGH Voltage 1200 mV
Input LOW Voltage 400 mV
Input Crossover Voltage 680 900 mV
Power Supply Current (Note 6.) 100 100 100 mA

Power Supply (VCC = 0V) –6.0 to 0 VDC
Power Supply (VEE = 0V) 6.0 to 0 VDC
Input Voltage (VCC = 0V, VI not more negative than VEE) –6.0 to 0 VDC
Input Voltage (VEE = 0V, VI not more positive than VCC) 6.0 to 0 VDC
Output Current Continuous

VBB Sink/Source Current
Operating Temperature Range –40 to +85 °C
Storage Temperature –65 to +150 °C
Thermal Resistance (Junction–to–Ambient) Still Air

Thermal Resistance (Junction–to–Case) 30 to 35 °C/W
Solder Temperature (<2 to 3 Seconds: 245°C desired) 265 °C

to V

EEmin

EEmax

{

–40°C 25°C 85°C

VEE + 1.2 0.0 VEE + 1.2 0.0 VEE + 1.2 0.0 V

–150

, all other pins floating.

–40°C 25°C 85°C

Surge

500lfpm

0.5

–150

50

100

± 0.5 mA

90
60

0.5

–150

mA

°C/W

150 µA

http://onsemi.com

3

MC100LVEP14

DC CHARACTERISTICS, LVPECL (VCC = 3.3V ± 0.5V, VEE = 0V) (Note 11.)

–40°C 25°C 85°C

Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit

I

EE

V

OH

V

OL

V

IH

V

IL

V

BB

V

IHCMR

I

IH

I

IL

7. V

8. All loading with 50 ohms to VCC–2.0 volts.

9. Single ended input operation is limited VCC ≥ 3.0V in PECL mode.

10.V

11.Input and output parameters vary 1:1 with VCC.

DC CHARACTERISTICS, LVEPECL (VCC = 2.5V ± 0.125V, VEE = 0V) (Note 15.)

Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit

I

EE

V

OH

V

OL

V

IH

V

IL

V

IHCMR

I

IH

I

IL

12.V

13.All loading with 50 ohms to VEE.

14.V

15.Input and output parameters vary 1:1 with VCC.

AC CHARACTERISTICS (VCC = 0V; VEE = –2.5(+0.125, –1.3)V)

Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit

f

maxLVPECL

f

maxHSTL

t

PLH

t

PHL

t

skew

t

JITTER

V

PP

tr/t

f

16.F

17.Skew is measured between outputs under identical transitions.

Power Supply Current (Note 7.) 45 60 75 45 60 75 45 60 75 mA
Output HIGH Voltage (Note 8.) 2155 2280 2405 2155 2280 2405 2155 2280 2405 mV
Output LOW Voltage (Note 8.) 1305 1480 1650 1305 1480 1650 1305 1480 1650 mV
Input HIGH Voltage 2135 2420 2135 2420 2135 2420 mV
Input LOW Voltage 1490 1675 1490 1675 1490 1675 mV
Output Reference Voltage (Note 9.) 1775 1875 1975 1775 1875 1975 1775 1875 1975 mV

Input HIGH Voltage Common Mode
Range (Note 10.)

Input HIGH Current 150 150 150 µA

Input LOW Current 0.5

to V

CCmin

min varies 1:1 with VEE, max varies 1:1 with VCC.

IHCMR

Power Supply Current (Note 12.) 45 60 75 45 60 75 45 60 75 mA
Output HIGH Voltage (Note 13.) 1355 1480 1605 1355 1480 1605 1355 1480 1605 mV
Output LOW Voltage (Note 13.) 505 680 850 505 680 850 505 680 850 mV
Input HIGH Voltage 1335 1620 1335 1620 1335 1620 mV
Input LOW Voltage 690 875 690 875 690 875 mV

Input HIGH Voltage Common
Mode Range (Note 14.)

Input HIGH Current 150 150 150 µA

Input LOW Current 0.5

to V

CCmin

min varies 1:1 with VEE, max varies 1:1 with VCC.

IHCMR

guaranteed for functionality only.

max

.

CCmax

.

CCmax

Maximum Input Frequency
for LVECL and LVPECL

Maximum Input Frequency
for HSTL

Propagation Delay to Output

IN (differential)
IN (single–ended)

Within–Device Skew
Part–to–Part Skew (Diff)

Cycle–to–Cycle Jitter TBD TBD TBD ps
Minimum Input Swing 150 800 1200 150 800 1200 150 800 1200 mV
Output Rise/Fall Time

(20%–80%)

1.2 3.3 1.2 3.3 1.2 3.3 V

–150

–40°C 25°C 85°C

1.2 2.5 1.2 2.5 1.2 2.5 V

–150

–40°C 25°C 85°C

1.5 1.5 1.5 GHz

250 250 250 MHz

275 375 475 300

TBD
TBD

100 165 250 110 180 275 110 200 290 ps

0.5

–150

0.5

–150

400
400

25

100

500 300 430 550

35 TBD

0.5

–150

0.5

–150

TBD

150 µA

150 µA

ps

ps

http://onsemi.com

4

MC100LVEP14

P ACKAGE DIMENSIONS

TSSOP–20

DT SUFFIX

20 PIN PLASTIC TSSOP PACKAGE

CASE 948E–02

ISSUE A

L

U0.15 (0.006) T

2X

L/2

PIN 1
IDENT

U0.15 (0.006) T

C

0.100 (0.004)

–T–

20X REFK

S

0.10 (0.004) V

M

S

U

T

1120

B

–U–

110

S

A

–V–

G

H

SEATING
PLANE

D

S

JJ1

N

N

DETAIL E

K

K1

SECTION N–N

0.25 (0.010)

M

F

DETAIL E

NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.

2. CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSION A DOES NOT INCLUDE MOLD
FLASH, PROTRUSIONS OR GATE BURRS. MOLD
FLASH OR GATE BURRS SHALL NOT EXCEED

0.15 (0.006) PER SIDE.

4. DIMENSION B DOES NOT INCLUDE
INTERLEAD FLASH OR PROTRUSION.
INTERLEAD FLASH OR PROTRUSION SHALL NOT
EXCEED 0.25 (0.010) PER SIDE.

5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
EXCESS OF THE K DIMENSION AT MAXIMUM
MATERIAL CONDITION.

6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.

7. DIMENSION A AND B ARE TO BE
DETERMINED AT DATUM PLANE –W–.

MILLIMETERS

–W–

DIMAMIN MAX MIN MAX

B 4.30 4.50 0.169 0.177
C 1.20 0.047
D 0.05 0.15 0.002 0.006
F 0.50 0.75 0.020 0.030
G 0.65 BSC 0.026 BSC
H 0.27 0.37 0.011 0.015
J 0.09 0.20 0.004 0.008

J1 0.09 0.16 0.004 0.006

K 0.19 0.30 0.007 0.012

K1 0.19 0.25 0.007 0.010

L 6.40 BSC 0.252 BSC
M 0 8 0 8

6.60 0.260

6.40 0.252
––– –––

____

INCHES

http://onsemi.com

5

Notes

MC100LVEP14

http://onsemi.com

6

Notes

MC100LVEP14

http://onsemi.com

7

MC100LVEP14

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes

without further notice to any products herein. SCILLC makes no warranty , representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability ,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly , any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer .

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: [phone] or 800–344–3860 Toll Free USA/Canada
Fax: [phone] or 800–344–3867 Toll Free USA/Canada
Email: [e-mail]

Fax Response Line: 303–675–2167 or 800–344–3810 T oll Free USA/Canada

N. American Technical Support: 800–282–9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support

German Phone: [phone] (M–F 1:00pm to 5:00pm Munich T ime)

Email: ONlit–[e-mail]

French Phone: [phone] (M–F 1:00pm to 5:00pm Toulouse T ime)

Email: ONlit–[e-mail]

English Phone: [phone] (M–F 12:00pm to 5:00pm UK Time)

Email: [e-mail]

EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: [phone] (Mon–Fri 8:00am to 5:00pm MST)

Email: ONlit–[e-mail]

ASIA/PACIFIC : LDC for ON Semiconductor – Asia Support

Phone: [phone] (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

T oll Free from Hong Kong & Singapore:

001–800–4422–3781

Email: ONlit–[e-mail]

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, T okyo, Japan 141–8549

Phone: [phone]
Email: [e-mail]

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local
Sales Representative.

http://onsemi.com

8

MC100L VEP14/D