Datasheet M74HCT74TTR, M74HCT74RM13TR, M74HCT74M1R, M74HCT74B1R Datasheet (SGS Thomson Microelectronics)

M74HCT74

DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR

■ HIGH SPEED :

f

= 48MHz (TYP.) at VCC = 4.5V

MAX

■ LOW POWER DISSIPATION:

=2µA(MAX.) at TA=25°C

I

CC

■ COMPAT I B LE WITH TT L OUTPUTS :

V

= 2V (MIN.) VIL = 0.8V (MAX)

IH

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PLH

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

OH

■ PIN AND FUNCTION COMPATIBLE WITH

PHL

| = IOL = 4mA (MIN)

74 SERIES 74

DESCRIPTION

The M74HCT74 is an high spee d CMO S DUAL D
TYPE FLIP FLOP WITH CLEAR fabricated with
silicon gate C

2

MOS technology.
A signal on the D INPUT (nD) is transferred on the
Q OUTPUT during t he positive going t ransition of
the clock pulse. CLEAR (CLR

) and PRESET (PR)
are independent of the clock and accomplished by
a low on the appropriate input.

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP M74HCT74B1R

SOP M74HCT74M1R M74HCT74RM13TR

TSSOP M74HCT74TTR

The M74HCT74 is designed to directly interface

2

HSC

MOS systems with TTL and NMOS
components.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/10August 2001

M74HCT74

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1,13 1CLR

2, 12 1D, 2D Data Inputs

3, 11 1CK, 2CK

4, 10 1PR

5, 9 1Q, 2Q True Flip-Flop Outputs
6, 8 1Q

7 GND Ground (0V)

14 Vcc Positive Supply Voltage

TRUTH TABLE

, 2CLR

, 2PR

, 2Q

Asynchronous Reset ­Direct Input

Clock Input
(LOW-to-HIGH,
Edge-Triggered)

Asynchronous Set - Direct
Input

Complement Flip-Flop
Outputs

INPUTS OUTPUTS

CLR

L H X X L H CLEAR

H L X X H L PRESET

L L X X H H ----

H H L L H ---­H H H H L ---­HHX

X : Don’t Care

PR DCKQ Q

Q

n

Q

n

LOGIC DIAGRAM

FUNCTION

NO CHANGE

This log i c diagram has not be used to esti m ate propagation delays

2/10

M74HCT74

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

I

or I

CC

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V
T
t

r

Supply Voltage

CC

DC Input Voltage -0.5 to VCC + 0.5

I

DC Output Voltage -0.5 to VCC + 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCC or Ground Current

GND

Power Dissipation

D

Storage Temperature

stg

Lead Temperature (10 sec)

L

°C; derate to 300mW by 10mW/°C from 65°C to 85°C

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

, t

Input Rise and Fall Time (VCC = 4.5 to 5.5V)

f

-0.5 to +7 V

± 20 mA
± 20 mA
± 25 mA
± 50 mA

500(*) mW

-65 to +150 °C

300 °C

4.5 to 5.5 V

CC
CC

-55 to 125 °C
0 to 500 ns

V
V

V
V

DC SPECIFICATIONS

Symbol Parameter

V

V

V

V

I

∆ I

High Level Input

IH

Voltage

Low Level Input

IL

Voltage

High Level Output

OH

Voltage
Low Level Output

OL

Voltage

I

Input Leakage

I

Current
Quiescent Supply

CC

Current
Additional Worst

CC

Case Supply
Current

Test Condition Value

T

= 25°C

V

CC

(V)

A

Min. Typ. Max. Min. Max. Min. Max.

4.5
to

2.0 2.0 2.0 V

5.5

4.5
to

0.8 0.8 0.8 V

5.5

4.5

4.5

5.5

5.5

IO=-20 µA

I

=-4.0 mA

O

IO=20 µA

I

=4.0 mA

O

= VCC or GND

V

I

V

= VCC or GND

I

5.5 Per Input pin

= 0.5V or

V

I

V

= 2.4V

I

4.4 4.5 4.4 4.4

4.18 4.31 4.13 4.10

0.0 0.1 0.1 0.1

0.17 0.26 0.33 0.40
± 0.1 ± 1 ± 1 µA

2.0 2.9 3.0 mA

Other Inputs at

V

or GND

CC

I

= 0

O

-40 to 85°C -55 to 125°C

Unit

V

V

22040µA

3/10

M74HCT74

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)

Test Condition Value

T

Symbol Parameter

t

TLH tTHL

t

PLH tPHL

t

PLH tPHL

f

MAX

t

W(H)

t

W(L)

t

W(L)

t

REM

Output Transition
Time

Propagation Delay
Time (CLOCK-Q)

Propagation Delay
Time (CL

Maximum Clock
Frequency

Minimum Pulse
Width (CLOCK)

Minimum Pulse
Width (CLR

Minimum Set-Up

t

s

Time
Minimum Hold

t

h

Time
Minimum Removal

Time (CLR

,PR - Q,Q)

, PR)

, PR to

CLOCK)

V

CC

(V)

4.5 8151922ns

4.5 21 33 41 50 ns

4.5 18 30 38 45 ns

4.5 27 48 22 18 MHz

4.5 6151923ns

4.5 8151923ns

4.5 7151923ns

4.5 0 0 0 ns

4.5 155658ns

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

Unit

CAPACITIVE CHARACTERISTICS

Test Condition Value

T

Symbol Parameter

V

CC

(V)

C

C

Input Capacitance

IN

Power Dissipation

PD

Capacitance (note

1)

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without

load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
FLOP)

= 25°C

A

-40 to 85°C -55 to 125°C

Min. Typ. Max. Min. Max. Min. Max.

5101010pF

32 pF

= CPD x VCC x fIN + ICC/2 (per FLIP/

CC(opr)

Unit

4/10

M74HCT74

TEST CIRCUIT

CL = 50pF or equivalent (in cludes jig and probe capaci tance)

= Z

R

WAVEFORM 1 : PROPAGATION DELAY, MINIMUM SETUP AND HOLD TIME, CK MINIMUM PULSE
WIDTH AND MAXIMUM FREQUENCY (f=1MHz; 50% duty cycle)

of pulse generator (typically 50Ω)

T

OUT

5/10

M74HCT74

WAVEFORM 2 : MINIMUM PULSE WIDTH, PROPAGATION DELAY (f=1MHz; 50% duty cycle)

WAVEFORM 3 : MINIMUM PULSE WIDTH AND REMOVAL TIME (f=1MHz; 50% duty cycle)

6/10

M74HCT74

Plastic DIP-14 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 1.39 1.65 0.055 0.065
b 0.5 0.020

b1 0.25 0.010

D 20 0.787
E 8.5 0.335

e 2.54 0.100

e3 15.24 0.600

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 2.54 0.050 0.100

P001A

7/10

M74HCT74

SO-14 MECHANICAL DATA

DIM.

A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019
c1 45° (typ.)

D 8.55 8.75 0.336 0.344

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 7.62 0.300

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.68 0.026

S8° (max.)

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

8/10

PO13G

M74HCT74

TSSOP14 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.012

c 0.09 0.20 0.004 0.0089

D 4.9 5 5.1 0.193 0.197 0.201

E 6.2 6.4 6.6 0.244 0.252 0.260

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0° 8°0° 8°

L 0.45 0.60 0.75 0.018 0.024 0.030

A2

A

A1

b

e

c

K

L

E

D

E1

PIN 1 IDENTIFICATION

1

0080337D

9/10

M74HCT74

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lication or otherwise under a ny patent or patent rig h ts of S TMic roelec tronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chi na - Finlan d - F rance - Germ any - Hong Kon g - India - Italy - Japan - Ma l aysia - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STM icroelectronics - P rinted in Italy - All Righ ts Reserved

STMicr o el ectronics GROUP OF COMPA NI E S

Singapo re - Spain - Sweden - Swit zerland - Un i ted Kingdom

© http://www.st.com

10/10