HCT651 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE, INV.)
HCT652 OCTAL BUS TRANSCEIVER/REGISTER (3-STATE)
.HIGH SPEED
f
= 60 MHz (TYP.)AT VCC=5V
MAX
.COMPATIBLE WITHTTL OUTPUTS
VIH= 2 V (MIN.) AT VIL= 0.8V (MAX)
.LOWPOWER DISSIPATION
ICC=4µA(MAX) AT TA=25oC
.OUTPUTDRIVE CAPABILITY
15 LSTTL LOADS
.SYMMETRICAL OUTPUT IMPEDANCE
IOH =IOL= 6 mA (mIN.)
B1R
(PlasticPackage)
M1R
(MicroPackage)
.BALANCEDPROPAGATIONDELAYS
t
PLH=tPHL
.PIN ANDFUNCTION COMPATIBLE
WITH 54/74LS651/652
DESCRIPTION
M74HCT651/652 are high speed CMOS OCTAL
BUSTRANSCEIVERSANDREGISTERS
(3-STATE), fabricated in silicon gate C2MOS
technology. They have the same high speed
performance of LSTTL combined with true CMOS
low power consumption. These devices consist of
bustransceiver circuits, D-typeflip-flops, andcontrol
circuitry arranged for multiplexed transmission of
data directly from the input bus or from the internal
storage registers. Enable GAB and GBA are
provided to control the transceiverfunctions. Select
AB andSelect BA control pins are provided to select
whether real-time orstored dataistransfered. A low
input levelselectsreal-time data, anda high selects
stored data. Data onthe A or B bus, or both,can be
stored in the internal D flip-flops by low-to-high
transitionsattheappropriate clock pins(CLOCKAB
or CLOCK BA) regardless of the select or enable
controlpins.When select ABand selectBAareinthe
real-time transfer mode, it is also possible to store
data without using the internal D-type flip-flops by
simultaneously enabling GAB and GBA. In this
configuration each outputreinforces its input. Thus,
when all other data sources to the two sets of bus
linesareat highimpedance, eachset ofbuslineswill
remain at its last state. All inputs are equipped with
protection circuits against static discharge and
transient excess voltage.This integrated circuit has
input and output characteristics that are fully
compatiblewith 54/74LSTTLlogicfamilies.
M54/74HCT devices are designed to directly
interface HSCMOS systems with TTL and NMOS
components. Theyare also plugin replacements for
LSTTL devices giving a reduction of power
consumption.
M74HC X XXM1RM74HC XXXB1R
PIN CONNECTIONS (top view)
INPUT AND OUTPUT EQUIVALENT CIRCUIT
GAB,GAB, CAB,A, B
SAB,SBA, CBA
ORDER CODES :
October 1993
1/12
Page 2
M74HCT651/652
LOGIC DIAGRAM (HCT651)
Note: Incase of 74HCT652 outputinvertermarked *at A busand B bus are eliminated.
TIMING CHART
2/12
Page 3
M74HCT651/652
TRUTH TABLE
HCT652 (The tru th table for HC T651 is the same as this, but with th e o utputs invert ed)
GAB GBA CAB CBA SAB SBAABFUNCTION
INPUTSINPUTSBoth the A bus and the B bus are inputs
LH
LL
HH
HL
X: DON’TCARE
Z:HIGHIMPEDANCE
Qn:THE DATA STOREDTO THE INTERNALFLIP-FLOPSBY MOST RECENTLOWTO HIGH TRANSITIONOF THECLOCK INPUTS
*: THE DATAAT THE A AND B BUS WILLBE STORED TOTHE INTERNALFLIP-FLOPSON EVERY LOWTO HIGH TRANSITIONOF
THECLOCK INPUTS
XXXXZZThe output functions of the A and B bus are disabled
XXINPUTSINPUTSBoth the A and B bus are used for inputs to the
internal flip-flops. Data at the bus will be stored on
low to high transition of the clock inputs
OUTPUTSINPUTSThe A bus are outputs and the B bus are inputs
X*XXLLLThe data at the B bus are displayed at the A bus
HH
X*XLLLThe data at the B bus ar displayed at the A bus.
HH
The data of the B bus are stored to the internal
flip-flop on low to high transition of th clock pulse
X*XXHQnXThe data stored to the internal flip-flop are dispayed
at the A bus
X*XHLLThe data at the B bus are stored to the internal flip-
HH
flop on low to high transition of the clock pulse. The
states of the internal flip-flops output directly to the
A bus
INPUTSOUTPUTS The A bus are inputs and the B bus are outputs
XX*L X
LLThe data at the A bus are displayed at the B bus
HH
X*LXLLThe data at the A bus are displayed at the B bus.
HH
The data of the A bus are stored to the internal flipflop on low to high transition of the clock pulse
XX*HXXQnThe data stored to the internal flip-flops are
displayed at the B bus
X*HXLLthe data at the A bus are stored to the internal flip-
HH
flop on low to high transition of the clock pulse. The
states of the internal flip-flops output directly to the
B bus
OUTPUTS OUTPUTSBoth the A bus and the B bus are outputs
XXHHQnQnThe data stored to the internal flip-flops are
displayed at the A and B bus respactively
HHQnQnThe output at the A bus are displayed at the B bus,
the output at the B bus are displayed at the A bus
respectively
3/12
Page 4
M74HCT651/652
PIN DESCRIPTION
PIN NoSYMBOLNAME AND FUNCTION
1CLOCK ABA to B Clock Input (LOW to HIGH, Edge-Trigged)
2SELECT ABSelect A to B Source Input
3GABDirection Control Input
4, 5, 6, 7, 8, 9, 10, 11A1 to A8A data Inputs/Outputs
20, 19, 18, 17, 16, 15, 14, 13B1 to B8B Data Inputs/Outputs
21GBAOutput Enable Input (Active LOW)
22SELECT BASelect B to A Source Input
23CLOCK BAB to A Clock Input (LOW to HIGH, Edge-Triggered)
12GNDGround (0V)
24V
Supply Voltage-0.5 to +7V
DC Input Voltage-0.5 to VCC+ 0.5V
I
DC Output Voltage-0.5 to VCC+ 0.5V
DC Input Diode Current± 20mA
DC Output Diode Current± 20mA
DC Output Source Sink Current Per Output Pin± 35mA
DC VCCor Ground Current± 70mA
GND
Power Dissipation500 (*)mW
Storage Temperature-65 to +150
Lead Temperature (10 sec)300
L
Supply Voltage4.5 to 5.5V
Input Voltage0 to V
Output Voltage0 to V
CC
CC
Operating Temperature:-40 to +85
Input Rise and Fall Time (VCC= 4.5 to 5.5V)0 to 500ns
o
C
o
C
V
V
o
C
5/12
Page 6
M74HCT651/652
DC SPECIFICATIONS
SymbolParameter
V
V
High Level Input Voltage4.5
IH
Low Level Input
IL
Voltage
V
V
I
I
∆I
High Level Output Voltage
OH
Low Level Output Voltage
OL
Input Leakage Current (*)5.5VI=VCCor GND±0.1±1µA
I
I
3 State Output Off State Current5.5VI=VCCor GND±0.5±5.0µA
(*) CPDisdefined as the valueof the IC’s internal equivalent capacitance whichis calculated fromthe operatingcurrent consumption withoutload.
(RefertoTest Circuit).Average operting currentcan be obtained by the followingequation. ICC(opr) = CPD•VCC•fIN+ICC/8(per Channel)
Output Transition Time4.55071215ns
Propagation Delay Time
(BUS - BUS)
Propagation Delay Time
(CLOCK - BUS)
Propagation Delay Time
(SELECT - BUS)
3-State Output Enable Time
(GAB,GBA - BUS)
Output Disable Time
(GAB,GBA - BUS)
Maximum Clock Frequency4.550315525MHz
Minimum Clock Pulse Width4.55081519ns
Minimum Set-up Time4.55031013ns
t
s
t
Minimum Hold Time4.55055ns
h
Input Capacitance51010pF
IN
Bus Terminal Capacitance13pF
I/O
(*)Power Dissipation Capacitancefor HCT651
V
(V)
CC
C
(pF)
L
TA=25oC-40 to 85oC
Min.Typ.Max.Min.Max.
4.550203038ns
4.5150253848ns
4.550294455ns
4.5150345265ns
4.550243443ns
4.5150294253ns
4.550RL=1KΩ223341ns
4.5150 R
=1KΩ274151ns
L
4.550RL=1KΩ243544ns
38
for HCT652
39
Unit
pF
7/12
Page 8
M74HCT651/652
SWITCHING CHARACTERISTICS TEST CIRCUIT AND WAVEFORM
WAVEFORM 1WAVEFORM 2
WAVEFORM3
GBA =”H”
WAVEFORM5
WAVEFORM 4
GAB= ”L”
8/12
Page 9
TEST WAVEFORM ICC(Opr.)
INPUT TRANSITIONTIME IS THE SAME AS THAT INCASE OF SWITCHINGCHARACTERISTICSTEST.
M74HCT651/652
9/12
Page 10
M74HCT651/652
Plastic DIP24 (0.25) MECHANICAL DATA
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
a10.630.025
b0.450.018
b10.230.310.0090.012
b21.270.050
D32.21.268
E15.216.680.5980.657
e2.540.100
e327.941.100
F14.10.555
I4.4450.175
L3.30.130
mminch
10/12
P043A
Page 11
SO24 MECHANICAL DATA
M74HCT651/652
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
A2.650.104
a10.100.200.0040.007
a22.450.096
b0.350.490.0130.019
b10.230.320.0090.012
C0.500.020
c145° (typ.)
D15.2015.600.5980.614
E10.0010.650.3930.420
e1.270.05
e313.970.55
F7.407.600.2910.299
L0.501.270.190.050
S8°(max.)
mminch
L
A
a2
b
e3
D
2413
112
e
F
s
a1
c1
b1
C
E
11/12
Page 12
M74HCT651/652
Information furnished is believed tobe accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the
consequences of use of such information nor for any infringementof patents or other rights of third partieswhich mayresults from its use. No
license isgranted by implicationor otherwise underany patent or patentrights of SGS-THOMSON Microelectronics. Specificationsmentioned
in this publication are subject to changewithout notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronicsproducts are not authorizedforuse ascritical componentsinlife supportdevices orsystems withoutexpress
written approval of SGS-THOMSON Microelectonics.
1994 SGS-THOMSON Microelectronics - All RightsReserved
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands-