The 74HCT540 is an advanced high-speed
CMOS OCTAL BUS BUFFER (3-STATE)
fabricated with silicon gate C
2
MOS technology.
The M74HCT540 is an inverting buffer.
The 3-STATE control gate operates as a two input
AND such that if either G1
and G2 are high, all
eight output a re in the high impedance state. In
order to enhance PC board layout the
M74HCT540 offer a pinout having inputs and
outputs on opposite sides of the package.
TSSOPDIPSOP
ORDER CODES
PACKAGETUBET & R
DIPM74HCT540B1R
SOPM74HCT540M1R M74HCT540RM13TR
TSSOPM74HCT540TTR
The M74HCT540 is designed to directly interface
2
HSC
MOS systems with TTL and NMOS
components.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/9August 2001
Page 2
M74HCT541
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN NoSYMBOLNAME AND FUNCTION
1, 19G1
2, 3, 4, 5, 6,
7, 8, 9
18, 17, 16,
15, 14, 13,
12, 11
10GNDGround (0V)
20V
TRUTH TABLE
INPUT OUTPUT
, G2Output Enable Inputs
A1 to A8Data Inputs
Y1
to Y8Bus Outputs
CC
Positive Supply Voltage
G1
G2AnYn
HXXZ
XHXZ
LLHL
LLLH
X : Don’t Care
Z : High Impedance
ABSOLUTE MAXIMUM RATINGS
SymbolParameterValueUnit
V
V
V
I
I
OK
I
I
or I
CC
P
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65
Supply Voltage
CC
DC Input Voltage-0.5 to VCC + 0.5
I
DC Output Voltage-0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current
DC Output Current
O
DC VCC or Ground Current
GND
Power Dissipation
D
Storage Temperature
stg
Lead Temperature (10 sec)
L
; derate to 30 0m W by 10mW/°C from 65
°C
°C to 85°C
-0.5 to +7V
V
V
± 20mA
± 20mA
± 35mA
± 70mA
500(*)mW
-65 to +150°C
300°C
RECOMMENDED OPERATING CONDITIONS
SymbolParameterValueUnit
2/9
V
V
V
T
t
r
Supply Voltage
CC
Input Voltage0 to V
I
Output Voltage0 to V
O
Operating Temperature
op
, t
Input Rise and Fall Time (VCC = 4.5 to 5.5V)
f
4.5 to 5.5V
CC
CC
-55 to 125°C
0 to 500ns
V
V
Page 3
DC SPECIFICATIONS
SymbolParameter
V
V
V
V
I
I
∆ I
High Level Input
IH
Voltage
Low Level Input
IL
Voltage
High Level Output
OH
Voltage
Low Level Output
OL
Voltage
I
Input Leakage
I
Current
High Impedance
OZ
Output Leakage
Current
Quiescent Supply
CC
Current
Additional Worst
CC
Case Supply
Current
Test ConditionValue
T
= 25°C
V
CC
(V)
A
Min.Typ. Max.Min.Max. Min. Max.
4.5
to
2.02.02.0V
5.5
4.5
to
0.80.80.8V
5.5
4.5
4.5
5.5
5.5
5.5
IO=-20 µA
I
=-6.0 mA
O
IO=20 µA
I
=6.0 mA
O
= VCC or GND
V
I
= VIH or V
V
I
VO = VCC or GND
= VCC or GND
V
I
5.5Per Input pin
= 0.5V or
V
I
V
= 2.4V
I
4.44.54.44.4
4.184.314.134.10
0.00.10.10.1
0.170.260.330.40
± 0.1± 1± 1µA
IL
± 0.5± 5± 10µA
2.02.93.0mA
Other Inputs at
V
or GND
CC
M74HCT541
-40 to 85°C -55 to 125°C
44080µA
Unit
V
V
AC ELECTRICAL CHARACTERISTICS (C
Test ConditionValue
SymbolParameter
t
TLH tTHL
t
PLH tPHL
t
PZL tPZH
t
PLZ tPHZ
Output Transition
Time
Propagation Delay
Time
Output Enable
Time
Output Disable
Time
C
V
CC
(V)
(pF)
L
4.5506121518ns
4.55012202530
4.515016253138
4.550
4.515022344351
4.550
= 50 pF, Input tr = tf = 6ns)
L
= 25°C
T
A
Min.Typ. Max.Min.Max. Min. Max.
= 1 KΩ
R
L
= 1 KΩ
R
L
18303845
19273441ns
-40 to 85°C -55 to 125°C
Unit
ns
ns
3/9
Page 4
M74HCT541
CAPACITIVE CHARACTERISTICS
Test ConditionValue
T
SymbolParameter
V
CC
(V)
C
C
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
Input Capacitance
IN
Power Dissipation
PD
Capacitance (note 1)5.034pF
5.05101010pF
= 25°C
A
Min.Typ. Max.Min.Max. Min. Max.
TEST CIRCUIT
-40 to 85°C -55 to 125°C
= CPD x VCC x fIN + ICC/8 (per circuit)
CC(opr)
Unit
TESTSWITCH
t
, t
PLH
PHL
, t
t
PZL
PLZ
t
, t
PZH
PHZ
CL = 50pF/150p F or equivalen t (includes j i g and probe capacitance )
= 1KΩ or equivalent
R
1
= Z
R
of pulse generator (typically 50Ω)
T
OUT
Open
V
CC
GND
4/9
Page 5
WAVEFORM 1: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)
M74HCT541
WAVEFORM 2 : OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle)
5/9
Page 6
M74HCT541
Plastic DIP-20 (0.25) MECHANICAL DATA
mm.inch
DIM.
MIN.TYPMAX.MIN.TYP.MAX.
a10.2540.010
B1.391.650.0550.065
b0.450.018
b10.250.010
D25.41.000
E8.50.335
e2.540.100
e322.860.900
F7.10.280
I3.930.155
L3.30.130
Z1.340.053
6/9
P001J
Page 7
SO-20 MECHANICAL DATA
M74HCT541
DIM.
MIN.TYPMAX.MIN.TYP.MAX.
A2.650.104
a10.10.20.0040.008
a22.450.096
b0.350.490.0140.019
b10.230.320.0090.012
C0.50.020
c145° (typ.)
D12.6013.000.4960.512
E10.0010.650.3930.419
e1.270.050
e311.430.450
F7.407.600.2910.300
L0.501.270.0200.050
M0.750.029
S8° (max.)
mm.inch
PO13L
7/9
Page 8
M74HCT541
TSSOP20 MECHANICAL DATA
mm.inch
DIM.
MIN.TYPMAX.MIN.TYP.MAX.
A1.20.047
A10.050.150.0020.0040.006
A20.811.050.0310.0390.041
b0.190.300.0070.012
c0.090.200.0040.0089
D6.46.56.60.2520.2560.260
E6.26.46.60.2440.2520.260
E14.34.44.480.1690.1730.176
e0.65 BSC0.0256 BSC
K0°8°0°8°
L0.450.600.750.0180.0240.030
A2
A
A1
b
e
K
c
L
E
D
E1
PIN 1 IDENTIFICATION
8/9
1
0087225C
Page 9
M74HCT541
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lication or otherwise under a ny patent or patent rig h ts of S TMic roelec tronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.
Australi a - Brazil - Chi na - Finlan d - F rance - Germ any - Hong Kon g - India - Italy - Japan - Ma l aysia - Malta - Morocco