M54HCTXXX F1 RM74HCTXXXM 1R
M74HCTXXX B1RM74HCTX XXC1R
F1R
(CeramicPackage)
C1R
(Chip Carrier)
The M54/74HCT373 and M54HCT533 are high
speed CMOS OCTAL LATCH WITH 3-STATE
OUTPUTS fabricated with in silicon gate C2MOS
technology.
These ICs achive the high speed operation similar
to equivalent LSTTL while maintaning the CMOS
low power dissipation.
These8 bit D-Typelatchesare controlled bya latch
enable input(LE) and a output enable input (OE).
While the LE input is held at a high level, the Q
outputs will follow the data input precisely or
inversely. When the LE is taken low, the Q outputs
willbelatchedpreciselyorinversely atthelogiclevel
of D inputdata. While the OE inputis at low level,
the eight outputs will be inanormallogic state(high
PIN CONNECTION (top view)
HCT373HCT533HCT373HCT533
or low logiclevel) andwhile high level the outptswill
be in a high impedance state. The application
designer has a choise of combination of inverting
and non inverting outputs. The three state output
configuration and the wide choise of outline make
bus organizedsystemsimple.
These integrated circuits have input and output
characteristics that are fully compatible with 54/74
LSTTL logic families. M54/74HCT devices are
designed to directly interface HSC2MOS systems
with TTL and NMOS components. They are also
plug in replacements for LSTTL devices giving a
reduction of power consumption. All inputs are
equipped with protection circuits against discharge
and transient excess voltage.
October 1993
1/13
Page 2
M54/M74HCT373/533
INPUT AND OUTPUT EQUIVALENT CIRCUIT
PIN DESCRIPTION (HCT373)
PIN NoSYMBOLNAME AND FUNCTION
1OE3 State output Enable
Input (Active LOW)
2, 5, 6, 9,
12, 15, 16,
19
3, 4, 7, 8,
13, 14, 17,
18
11LELatch Enable Input
10GNDGround (0V)
20V
Q0 to Q73 State outputs
D0 to D7Data Inputs
CC
Positive Supply Voltage
IEC LOGIC SYMBOLS
HCT373HCT533
PIN DESCRIPTION (H C T533 )
PIN NoSYMBOLNAME AND FUNCTION
1OE3 State output Enable
Input (Active LOW)
2, 5, 6, 9,
12, 15, 16,
19
3, 4, 7, 8,
13, 14, 17,
18
11LELatch Enable Input
10GNDGround (0V)
20V
Q0 to Q73 State outputs
D0 to D7Data Inputs
CC
Positive Supply Voltage
2/13
Page 3
TRUTH TABLE
INPUTSOUTPUTS
OELEDQ (HCT373)Q (HCT533)
HXXZZ
LLXNO CHANGE *NO CHANGE *
LHLLH
LHHHL
X: DON’T CARE
Z: HIGH IMPEDANCE
*: Q/Q OUTPUTS ARE LATCHED AT THE TIME WHEN THE LE INPUT IS TAKEN LOW LOGIC LEVEL.
Supply Voltage-0.5 to +7V
DC Input Voltage-0.5 to VCC+ 0.5V
I
DC Output Voltage-0.5 to VCC+ 0.5V
DC Input Diode Current± 20mA
DC Output Diode Current± 20mA
DC Output Source Sink Current Per Output Pin± 35mA
DC VCCor Ground Current± 70mA
GND
Power Dissipation500 (*)mW
Storage Temperature-65 to +150
Lead Temperature (10sec)300
L
Supply Voltage4.5 to 5.5V
Input Voltage0 to V
Output Voltage0 to V
Operating Temperature: M54HC Series
M74HC Series
CC
CC
-55 to +125
-40 to +85
Input Rise and Fall Time (VCC= 4.5 to 5.5V)0 to 500ns
o
C
o
C
V
V
o
C
o
C
4/13
Page 5
DC SPECIFICA TIONS
SymbolParameter
V
V
V
V
I
I
∆I
High Level Input
IH
Voltage
Low Level Input
IL
Voltage
High Level
OH
Output Voltage
Low Level Output
OL
Voltage
Input Leakage
I
I
Current
3 State Output
OZ
Off State Current
Quiescent Supply
CC
Current
Additional worst
CC
case supply
current
M54/M74HCT373/533
Test ConditionsValue
T
=25oC
V
(V)
4.5
CC
A
54HC and 74HC
Min.Typ.Max.Min.Max.Min.Max.
2.02.02.0V
to
5.5
4.5
to
5.5
VI=
IO=-20 µA4.44.54.44.4
V
IH
4.5
or
I
=-6.0 mA 4.184.314.134.10
O
V
IL
VI=
IO=20µA0.00.10.10.1
V
IH
4.5
or
I
= 6.0 mA0.170.260.330.4
O
V
IL
VI=VCCor GND±0.1±1±1µA
5.5
6.0VI=VIHor V
IL
VO=VCCor GND
5.5 VI=VCCor GND44080µA
5.5Per Input pin
VI= 0.5V or
VI= 2.4V
Other Inputs at
V
or GND
CC
-40 to 85oC
74HC
-55 to 125oC
54HC
Unit
0.80.80.8V
±0.5±5.0±10µA
2.02.93.0mA
V
V
5/13
Page 6
M54/M74HCT373/533
AC ELECTRICAL CHARACTERISTICS (Input tr=tf=6ns)
Test ConditionsValue
T
=25oC
SymbolParameter
t
t
t
t
TLH
THL
PLH
PHL
Output Transition
Time
Propagation
Delay Time
(LE - Q)
t
t
PLH
PHL
Propagation
Delay Time
(D - Q)
t
t
PZL
PZH
3 State Output
Enable Time
(OE - Q)
t
t
PLZ
PHZ
3 State Output
Disable Time
C
V
CC
(V)
L
(pF)
4.5507121518ns
4.55020303845ns
4.515024374656ns
4.55019303845ns
4.515023364554ns
4.550RL=1KΩ20303845ns
4.5150 R
=1KΩ24374656ns
L
4.550RL=1KΩ20303845ns
A
54HC and 74HC
Min.Typ.Max.Min.Max.Min.Max.
(OE - Q)
t
W(H)
Minimum Pulse
4.5508151922ns
Width (LE)
t
s
Minimum Set-up
4.5504101315ns
Time
t
h
Minimum Hold
4.550558ns
Time
C
C
PD
(*) CPDisdefined as the value of the IC’sinternal equivalentcapacitance which is calculated fromtheoperatingcurrent consumption withoutload.
(Refer to TestCircuit).Average operting current can be obtained by the following equation. ICC(opr) = CPD• VCC•fIN+ICC/8(per Flip Flop) and the
CPDwhenN pcs of FlipFlopoperate, can be gainedby followingequation:
CPD(TOTAL)= 32 + 34x n[pF] (forHCT373); 30+ 22 x n [pF](forHCT533)
Input Capacitance5101010pF
IN
(*)Power Dissipation
Capacitance
HCT373
HCT533
66
52
-40 to 85oC
74HC
-55 to 125oC
54HC
Unit
pF
6/13
Page 7
SWITCHING CHARACTERISTICS TEST WAVEFORM
M54/M74HCT373/533
t
PLH,tPHL,ts,th,tw
t
PLZ,tPZL
The 1KΩ load resistors should be connected between
outputs and VCCline and the 50pF load capacitors
should be connected between outputsand GND line.
All inputs except OE input should be connected to V
CC
line or GND line such that outputs will be in low logic
level while OE input is held low.
f
MAX
t
PHZ,tPZH
The 1KΩ load resistors and the 50pF load capacitors
should be connected between each output and GND
line.
All inputs except OE input should be connected to V
CC
or GND line such that output will be in high logic level
while OE input is held low.
7/13
Page 8
M54/M74HCT373/533
TEST CIRCUIT ICC(Opr.)
8/13
Page 9
M54/M74HCT373/533
Plastic DIP20 (0.25) MECHANICAL DATA
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
a10.2540.010
B1.391.650.0550.065
b0.450.018
b10.250.010
D25.41.000
E8.50.335
e2.540.100
e322.860.900
F7.10.280
I3.930.155
L3.30.130
Z1.340.053
mminch
P001J
9/13
Page 10
M54/M74HCT373/533
Ceramic DIP20 MECHANICAL DATA
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
A250.984
B7.80.307
D3.30.130
E0.51.780.0200.070
e322.860.900
F2.292.790.0900.110
G0.40.550.0160.022
I1.271.520.0500.060
L0.220.310.0090.012
M0.511.270.0200.050
N14° (min.), 15° (max.)
P7.98.130.3110.320
Q5.710.225
mminch
10/13
P057H
Page 11
SO20 MECHANICAL DATA
M54/M74HCT373/533
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
A2.650.104
a10.100.200.0040.007
a22.450.096
b0.350.490.0130.019
b10.230.320.0090.012
C0.500.020
c145° (typ.)
D12.6013.000.4960.512
E10.0010.650.3930.419
e1.270.050
e311.430.450
F7.407.600.2910.299
L0.501.270.190.050
M0.750.029
S8°(max.)
mminch
P013L
11/13
Page 12
M54/M74HCT373/533
PLCC20 MECHANICAL DATA
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
A9.7810.030.3850.395
B8.899.040.3500.356
D4.24.570.1650.180
d12.540.100
d20.560.022
E7.378.380.2900.330
e1.270.050
e35.080.200
F0.380.015
G0.1010.004
M1.270.050
M11.140.045
mminch
12/13
P027A
Page 13
M54/M74HCT373/533
Information furnished is believed to be accurate and reliable.However, SGS-THOMSON Microelectronics assumes no responsability for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No
license is granted byimplication or otherwise under any patent or patent rights ofSGS-THOMSON Microelectronics. Specificationsmentioned
in this publication are subject to change without notice.This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronicsproducts are not authorized foruse ascritical componentsin life support devices orsystems without express
written approval of SGS-THOMSON Microelectonics.
1994 SGS-THOMSON Microelectronics - All Rights Reserved
Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -