Datasheet M74HCT373 Datasheet (ST)

M74HCT373

OCTAL D-TYPE LATCH

WITH 3 STATE OUTPUT NON INVERTING

■ HIGH SPEED:

t

= 19ns (TYP.) at VCC = 4.5V

PD

■ LOW POWER DISSIPATION:

I

= 4µA(MAX.) at TA=25°C

CC

■ COMPA TIBLE WITH TTL OUTPUTS :

V

= 2V (MIN.) VIL = 0.8V (MAX)

IH

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

| = IOL = 6mA (MIN)

OH

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PHL

PLH

■ PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 373

DESCRIPTION

The M74HCT373 is an high speed CMOS OCTAL
LATCH WITH 3-STATE OUTPUTS fabricated
with sub-micron silicon gate C

2

MOS technology.
This 8-BIT D-Type la tches is controlled by a latch
enable input (LE) and output enable input (OE

).
While the LE in put is held at a high level, the Q
outputs will follow the data input. When the LE is
taken low, the Q outputs will be latched at the logic
level of D input data.
While the OE

input is at low level, the eight outputs

will be in a norm al logic state (high or low logic

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP M74HCT373B1R

SOP M74HCT373M1R M74HCT373RM13TR

TSSOP M74HCT373TTR

level) and when OE

is in high level the outputs will
be in a high impedance state.
The 3-State output configuration and the wide
choice of outline make bus organized system
simple.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/11August 2001

M74HCT373

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1OE

2, 5, 6, 9, 12,

15, 16, 19

3, 4, 7, 8, 13,

14, 17, 18

11 LE Latch Enable Input
10 GND Ground (0V)
20 V

TRUTH TABLE

INPUTS OUTPUTS

Q0 to Q7 3 State Outputs

D0 to D7 Data Inputs

CC

3 State Output Enable
Input (Active LOW)

Positive Supply Voltage

OE

HXXZ

L L X NO CHANGE (*)
LHLL
LHHH

X: Don’t Care
Z: High Impedance
(*): Q Outputs are latched at the time when the LE input is taken lo w l ogic level.

LE D Q

LOGIC DIAGRAM

2/11

M74HCT373

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

I

or I

CC

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V
T
t

r

Supply Voltage

CC

DC Input Voltage -0.5 to VCC + 0.5

I

DC Output Voltage -0.5 to VCC + 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCC or Ground Current

GND

Power Dissipation

D

Storage Temperature

stg

Lead Temperature (10 sec)

L

°C; derate to 300mW by 10mW/°C from 65°C to 85°C

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

, t

Input Rise and Fall Time (VCC = 4.5 to 5.5V)

f

-0.5 to +7 V

± 20 mA
± 20 mA
± 35 mA
± 70 mA

500(*) mW

-65 to +150 °C

300 °C

4.5 to 5.5 V

CC
CC

-55 to 125 °C
0 to 500 ns

V
V

V
V

3/11

M74HCT373

DC SPECIFICATIONS

Symbol Parameter

V

V

V

V

I

I

∆ I

High Level Input

IH

Voltage

Low Level Input

IL

Voltage

High Level Output

OH

Voltage
Low Level Output

OL

Voltage

I

Input Leakage

I

Current
High Impedance

OZ

Output Leakage
Current

Quiescent Supply

CC

Current
Additional Worst

CC

Case Supply
Current

Test Condition Value

T

= 25°C

V

CC

(V)

A

Min. Typ. Max. Min. Max. Min. Max.

4.5
to

2.0 2.0 2.0 V

5.5

4.5
to

0.8 0.8 0.8 V

5.5

4.5

4.5

5.5

5.5

5.5

IO=-20 µA

I

=-6.0 mA

O

IO=20 µA

I

=6.0 mA

O

= VCC or GND

V

I

= VIH or V

V

I

VO = VCC or GND

= VCC or GND

V

I

5.5 Per Input pin

= 0.5V or

V

I

V

= 2.4V

I

4.4 4.5 4.4 4.4

4.18 4.31 4.13 4.10

0.0 0.1 0.1 0.1

0.17 0.26 0.33 0.40
± 0.1 ± 1 ± 1 µA

IL

± 0.5 ± 5 ± 10 µA

2.0 2.9 3.0 mA

Other Inputs at

V

or GND

CC

I

= 0

O

-40 to 85°C -55 to 125°C

Unit

V

V

44080µA

4/11

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)

Test Condition Value

T

Symbol Parameter

t

TLH tTHL

t

PLH tPHL

Output Transition
Time

Propagation Delay
Time
(LE - Q)

t

PLH tPHL

Propagation Delay
Time
(D - Q)

t

PZL tPZH

High Impedance
Output Enable
Time

t

PLZ tPHZ

High Impedance
Output Disable
Time

t

W(H)

Minimum Pulse
Width (LE)

Minimum Set-up

t

s

Time
Minimum Hold

t

h

Time

C

V

CC

(V)

L

(pF)

4.5 50 7 12 15 18 ns
50 20 30 38 45

4.5

150 24 37 46 56

50 19 30 38 45

4.5

150 23 36 45 54

50

R

4.5

150 24 37 46 56

4.5 50

= 1 KΩ

L

R

= 1 KΩ

L

4.5 50 8 15 19 22 ns

4.5 50 4 10 13 15 ns

4.5 50 5 5 8 ns

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

20 30 38 45 ns

20 30 38 45 ns

M74HCT373

-40 to 85°C -55 to 125°C

Unit

ns

ns

CAPACITIVE CHARACTERISTICS

Test Condition Value

T

Symbol Parameter

C

C

Input Capacitance

IN

Power Dissipation

PD

Capacitance (note

V

CC

(V)

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

5101010pF

66 pF

1)

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without

load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
Flop) and the C

when n pcs of F lip Flop operate, can be gained by the fol l owing equati on: C

PD

-40 to 85°C -55 to 125°C

= CPD x VCC x fIN + ICC/8 (per Flip

CC(opr)

PD(TOTAL)

= 32 + 34 x n (pF)

Unit

5/11

M74HCT373

TEST CIRCUIT

TEST SWITCH

t

, t

PLH

PHL

, t

t

PZL

PLZ

t

, t

PZH

PHZ

CL = 50pF/150pF or equivalent (includes jig and probe capacitance)

= 1KΩ or equivalent

R

1

R

= Z

of pulse generator (t ypically 50Ω)

T

OUT

Open

V

CC

GND

WAVEFORM 1: LE TO Qn PROPAGATION DELAYS, LE MINIMUM PULSE WIDTH, Dn TO LE SETUP
AND HOLD TIMES (f=1MHz; 50% duty cycle)

6/11

WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycl e )

M74HCT373

WAVEFORM 3: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)

7/11

M74HCT373

Plastic DIP-20 (0.25) MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.254 0.010

B 1.39 1.65 0.055 0.065
b 0.45 0.018

b1 0.25 0.010

D 25.4 1.000
E 8.5 0.335

e 2.54 0.100

e3 22.86 0.900

F 7.1 0.280

I 3.93 0.155

L 3.3 0.130

Z 1.34 0.053

8/11

P001J

SO-20 MECHANICAL DATA

M74HCT373

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 2.65 0.104
a1 0.1 0.2 0.004 0.008
a2 2.45 0.096

b 0.35 0.49 0.014 0.019

b1 0.23 0.32 0.009 0.012

C 0.5 0.020
c1 45° (typ.)

D 12.60 13.00 0.496 0.512

E 10.00 10.65 0.393 0.419

e 1.27 0.050

e3 11.43 0.450

F 7.40 7.60 0.291 0.300

L 0.50 1.27 0.020 0.050

M 0.75 0.029

S8° (max.)

mm. inch

PO13L

9/11

M74HCT373

TSSOP20 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.012

c 0.09 0.20 0.004 0.0089

D 6.4 6.5 6.6 0.252 0.256 0.260

E 6.2 6.4 6.6 0.244 0.252 0.260

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0° 8°0° 8°

L 0.45 0.60 0.75 0.018 0.024 0.030

A2

A

A1

b

e

K

c

L

E

D

E1

PIN 1 IDENTIFICATION

10/11

1

0087225C

M74HCT373

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lication or otherwise under a ny patent or patent rig h ts of S TMic roelec tronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chi na - Finlan d - F rance - Germ any - Hong Kon g - India - Italy - Japan - Ma l aysia - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2000 STM icroelectronics - P rinted in Italy - All Righ ts Reserved

STMicr o el ectronics GROUP OF COMPA NI E S

Singapo re - Spain - Sweden - Swit zerland - Un i ted Kingdom

© http://www.st.com

11/11