The M74HCT367 is an high speed CMOS HEX
BUS BUFFER 3-STATE OUTPUTS fabricated
with silicon gate C
2
MOS technology.
This device contains six buffers, four bu ffers are
controlled by an enable input (G1
) and the other
two buffers are controlled by the other enable
input (G2
enabled when G1
); the outputs of each bu ffer group are
and/or G2 inputs are held low,
TSSOPDIPSOP
ORDER CODES
PACKAGETUBET & R
DIPM74HCT367B1R
SOPM74HCT367M1R M74HCT367RM13TR
TSSOPM74HCT367TTR
and when held high, these outputs are disabled in
a high-impedance state.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/9September 2001
Page 2
M74HCT367
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN NoSYMBOLNAME AND FUNCTION
1, 15G1
2, 4, 6, 10,
12, 14
3, 5, 7, 9, 1 1, 131Y to 6YData Outputs
8GNDGround (0V)
16V
TRUTH TABLE
, G23 State Output Enable
1A to 6AData Inputs
CC
INPUTSOUTPUTS
Input
Positive Supply Voltage
G
AnYn
LLL
LHH
HXZ
X: Don’t Care
Z: High Impedance
ABSOLUTE MAXIMUM RATINGS
SymbolParameterValueUnit
V
V
V
I
I
OK
I
I
or I
CC
P
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65
Supply Voltage
CC
DC Input Voltage-0.5 to VCC + 0.5
I
DC Output Voltage-0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current
DC Output Current
O
DC VCC or Ground Current
GND
Power Dissipation
D
Storage Temperature
stg
Lead Temperature (10 sec)
L
; derate to 30 0m W by 10mW/°C from 65
°C
°C to 85°C
-0.5 to +7V
V
V
± 20mA
± 20mA
± 35mA
± 70mA
500(*)mW
-65 to +150°C
300°C
RECOMMENDED OPERATING CONDITIONS
SymbolParameterValueUnit
2/9
V
V
V
T
t
r
Supply Voltage
CC
Input Voltage0 to V
I
Output Voltage0 to V
O
Operating Temperature
op
, t
Input Rise and Fall Time (VCC = 4.5 to 5.5V)
f
4.5 to 5.5V
CC
CC
-55 to 125°C
0 to 500ns
V
V
Page 3
DC SPECIFICATIONS
SymbolParameter
V
V
V
V
I
I
∆ I
High Level Input
IH
Voltage
Low Level Input
IL
Voltage
High Level Output
OH
Voltage
Low Level Output
OL
Voltage
I
Input Leakage
I
Current
High Impedance
OZ
Output Leakage
Current
Quiescent Supply
CC
Current
Additional Worst
CC
Case Supply
Current
Test ConditionValue
T
= 25°C
V
CC
(V)
A
Min.Typ. Max.Min.Max. Min. Max.
4.5
to
2.02.02.0V
5.5
4.5
to
0.80.80.8V
5.5
4.5
4.5
5.5
5.5
5.5
IO=-20 µA
I
=-6.0 mA
O
IO=20 µA
I
=6.0 mA
O
= VCC or GND
V
I
= VIH or V
V
I
VO = VCC or GND
= VCC or GND
V
I
5.5Per Input pin
= 0.5V or
V
I
V
= 2.4V
I
4.44.54.44.4
4.184.314.134.10
0.00.10.10.1
0.170.260.330.40
± 0.1± 1± 1µA
IL
± 0.5± 5± 10µA
2.02.93.0mA
Other Inputs at
V
or GND
CC
I
= 0
O
M74HCT367
-40 to 85°C -55 to 125°C
44080µA
Unit
V
V
AC ELECTRICAL CHARACTERISTICS (C
Test ConditionValue
SymbolParameter
t
TLH tTHL
t
PLH tPHL
t
PZL tPZH
Output Transition
Time
Propagation Delay
Time
High Impedance
Output Enable
Time
t
PLZ tPHZ
High Impedance
Output Disable
Time
C
V
CC
(V)
L
(pF)
4.5507121518ns
4.55014222833
4.515018283542
4.550
4.5150
4.550
= 50 pF, Input tr = tf = 6ns)
L
= 25°C
T
A
Min.Typ. Max.Min.Max. Min. Max.
R
= 1 KΩ
L
R
= 1 KΩ
L
R
= 1 KΩ
L
16253138
20313947
18253138ns
-40 to 85°C -55 to 125°C
Unit
ns
ns
3/9
Page 4
M74HCT367
CAPACITIVE CHARACTERISTICS
Test ConditionValue
T
SymbolParameter
C
C
Input Capacitance
IN
Power Dissipation
PD
Capacitance (note
V
CC
(V)
= 25°C
A
Min.Typ. Max.Min.Max. Min. Max.
5101010pF
47pF
1)
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (R ef er to Test Circuit). Aver age opera ting current can be obta i ned by the following equa tion. I
Channel)
TEST CIRCUIT
-40 to 85°C -55 to 125°C
= CPD x VCC x fIN + ICC/6 (per
CC(opr)
Unit
TESTSWITCH
t
, t
PLH
PHL
, t
t
PZL
PLZ
t
, t
PZH
PHZ
CL = 50pF/150p F or equivalent (includes jig and probe capacit ance)
= 1KΩ or equivalent
R
1
= Z
R
of pulse generator (typically 50Ω)
T
OUT
Open
V
CC
GND
4/9
Page 5
WAVEFORM 1 : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)
M74HCT367
WAVEFORM 2 : OUTPUT ENABLE AND DISABLE TIMES (f=1MHz; 50% duty cycle)
5/9
Page 6
M74HCT367
DIM.
a10.510.020
B0.771.650.0300.065
b0.50.020
b10.250.010
D200.787
E8.50.335
e2.540.100
e317.780.700
F7.10.280
Plastic DIP-16 (0.25) MECHANICAL DATA
mm.inch
MIN.TYPMAX.MIN.TYP.MAX.
I5.10.201
L3.30.130
Z1.270.050
6/9
P001C
Page 7
SO-16 MECHANICAL DATA
M74HCT367
DIM.
A1.750.068
a10.10.20.0030.007
a21.650.064
b0.350.460.0130.018
b10.190.250.0070.010
C0.50.019
c145° (typ.)
D9.8100.3850.393
E5.86.20.2280.244
e1.270.050
e38.890.350
F3.84.00.1490.157
G4.65.30.1810.208
L0.51.270.0190.050
M0.620.024
S8° (max.)
MIN.TYPMAX.MIN.TYP.MAX.
mm.inch
PO13H
7/9
Page 8
M74HCT367
TSSOP16 MECHANICAL DATA
mm.inch
DIM.
MIN.TYPMAX.MIN.TYP.MAX.
A1.20.047
A10.050.150.0020.0040.006
A20.811.050.0310.0390.041
b0.190.300.0070.012
c0.090.200.0040.0089
D4.955.10.1930.1970.201
E6.26.46.60.2440.2520.260
E14.34.44.480.1690.1730.176
e0.65 BSC0.0256 BSC
K0°8°0°8°
L0.450.600.750.0180.0240.030
A2
A
A1
b
e
c
K
L
E
D
E1
PIN 1 IDENTIFICATION
8/9
1
0080338D
Page 9
M74HCT367
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lica tion or otherwise under a ny patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.
Australi a - Brazil - C hi na - Finlan d - F rance - Germ any - Hong Kong - India - It al y - Japan - Ma l aysia - Malta - Morocco