Datasheet M74HCT273 Datasheet (ST)

Page 1
M74HCT273
OCTAL D TYPE FLIP FLOP W ITH CLEAR
■ HIGH SPEED :
f
= 80 MHz (TYP.) at VCC = 4.5V
MAX
■ LOW POWER DISSIPATION:
=4µA(MAX.) at TA=25°C
CC
■ COMPAT I B LE WITH TT L OUTPUTS :
V
= 2V (MIN.) VIL = 0.8V (MAX)
IH
■ SYMMETRICAL OUTPUT IMPEDANCE:
|I
| = IOL = 4mA (MIN)
OH
■ BALANCED PROPAGATION DELAYS:
t
≅ t
PHL
PLH
■ PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 273
DESCRIPTION
The M74HCT273 is an high speed CMOS OCTAL D TYPE FLIP FLOP WITH CLEAR fabricated with silicon gate C
2
MOS technology.
Information signals applied to D inputs are transferred to the Q output s on the positive-goi ng edge of the clock pulse.
TSSOPDIP SOP
ORDER CODES
PACKAGE TUBE T & R
DIP M74HCT273B1R
SOP M74HCT273M1R M74HCT273RM13TR
TSSOP M74HCT273TTR
When the CLEAR
input is held low, the Q output are in the low logic level independent of the other inputs. All inputs are equipped with protection circuits against static discharge and transient excess voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/10August 2001
Page 2
M74HCT273
INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
PIN No SYMBOL NAME AND FUNCTION
1 CLEAR
2, 5, 6, 9, 12,
15, 16, 19
3, 4, 7, 8, 13,
14, 17, 18
11 CLOCK 10 GND Ground (0V)
20 Vcc Positive Supply Voltage
TRUTH TABLE
Q0 to Q7 Flip Flop Outputs
D0 to D7 Data Inputs
Master Reset Input (Active LOW)
Clock Input (LOW to HIGH, Edge Triggered)
CLEAR
L X X L CLEAR
HLL HHH H X Qn NO CHANGE
X : Don’t Care
LOGIC DIAGRAM
INPUTS OUTPUTS
FUNCTION
CLOCK D Q
This log i c diagram has not be used to esti m ate propagation delays
2/10
Page 3
M74HCT273
ABSOLUTE MAXIMUM RATINGS
Symbol Parameter Value Unit
V
V
V
I
I
OK
I
I
or I
CC
P
T
T
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied (*) 500mW at 65
RECOMMENDED OPERATING CONDITIONS
Symbol Parameter Value Unit
V
V
V T t
r
Supply Voltage
CC
DC Input Voltage -0.5 to VCC + 0.5
I
DC Output Voltage -0.5 to VCC + 0.5
O
DC Input Diode Current
IK
DC Output Diode Current DC Output Current
O
DC VCC or Ground Current
GND
Power Dissipation
D
Storage Temperature
stg
Lead Temperature (10 sec)
L
°C; derate to 300mW by 10mW/°C from 65°C to 85°C
Supply Voltage
CC
Input Voltage 0 to V
I
Output Voltage 0 to V
O
Operating Temperature
op
, t
Input Rise and Fall Time (VCC = 4.5 to 5.5V)
f
-0.5 to +7 V
± 20 mA ± 20 mA ± 25 mA ± 50 mA
500(*) mW
-65 to +150 °C
300 °C
4.5 to 5.5 V
CC CC
-55 to 125 °C 0 to 500 ns
V V
V V
DC SPECIFICATIONS
Symbol Parameter
V
V
V
V
I
∆ I
High Level Input
IH
Voltage
Low Level Input
IL
Voltage
High Level Output
OH
Voltage Low Level Output
OL
Voltage
I
Input Leakage
I
Current Quiescent Supply
CC
Current Additional Worst
CC
Case Supply Current
Test Condition Value
T
= 25°C
V
CC
(V)
A
Min. Typ. Max. Min. Max. Min. Max.
4.5 to
2.0 2.0 2.0 V
5.5
4.5 to
0.8 0.8 0.8 V
5.5
4.5
4.5
5.5
5.5
IO=-20 µA
I
=-4.0 mA
O
IO=20 µA
I
=4.0 mA
O
= VCC or GND
V
I
V
= VCC or GND
I
5.5 Per Input pin
= 0.5V or
V
I
V
= 2.4V
I
4.4 4.5 4.4 4.4
4.18 4.31 4.13 4.10
0.0 0.1 0.1 0.1
0.17 0.26 0.33 0.40 ± 0.1 ± 1 ± 1 µA
2.0 2.9 3.0 mA
Other Inputs at
V
or GND
CC
I
= 0
O
-40 to 85°C -55 to 125°C
Unit
V
V
44080µA
3/10
Page 4
M74HCT273
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)
Test Conditions Value
T
Symbol Parameter
t
TLH tTHL
t
PLH tPHL
Output Transition Time
Propagation Delay Time (CLOCK - Q)
tPHL
f
MAX
t
W(H)
t
W(L)
t
W(L)
t
REM
Propagation Delay Time (CLEAR
Maximum Clock Frequency
Minimum Pulse (CLOCK)
Minimum Pulse (CLEAR
Minimum Set-Up
t
s
Time Minimum Hold
t
h
Time Minimum Removal
Time (CLEAR
- Q)
)
V
CC
(V)
4.5 9151922ns
4.5 19 30 38 45 ns
4.5 22 32 40 48 ns
4.5 30 80 24 20 MHz
4.5 7151922ns
4.5 7151922ns
4.5 4151922ns
4.5 0 0 0 ns
)
4.5 4101315ns
= 25°C
A
Min. Typ. Max. Min. Max. Min. Max.
-40 to 85°C -55 to 125°C
Unit
CAPACITIVE CHARACTERISTICS
Test Condition Value
= 25°C
Symbol Parameter
V
CC
(V)
C
C
1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I FLOP), and the total CP D when n pcs of FL IP FLOP oper at e can be gaine d by the following equations: CPD (total) = 32 + 11 x n
Input Capacitance
IN
Power Dissipation
PD
Capacitance (note 1)5.0 29 pF
5.0 5101010pF
T
A
Min. Typ. Max. Min. Max. Min. Max.
-40 to 85°C -55 to 125°C
= CPD x VCC x fIN + ICC/8 (per FL IP
CC(opr)
Unit
4/10
Page 5
M74HCT273
TEST CIRCUIT
CL = 50pF or equivalent (in cludes jig and probe capaci tance) R
= Z
of pulse generator (typically 50Ω)
T
OUT
WAVEFORM 1: PROPAGATION DELAY TIME, MINIMUM PULSE WIDTH (CLOCK), SETUP AND HOLD TIME (nD TO CLOCK), CLOCK MAXIMUM FREQUENCY (f=1MHz; 50% duty cycle)
5/10
Page 6
M74HCT273
WAVEFORM 2 :PROPAGATION DELAY TIME ( f= 1 MHz; 50% duty cycl e )
WAVEFORM 3 : MINIMUM PULSE WIDTH (CLEAR), MINIMUM REMOVAL TIME (C LEAR TO CLOCK)(f=1MHz; 50% duty cycle)
6/10
Page 7
M74HCT273
Plastic DIP-20 (0.25) MECHANICAL DATA
mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
a1 0.254 0.010
B 1.39 1.65 0.055 0.065 b 0.45 0.018
b1 0.25 0.010
D 25.4 1.000 E 8.5 0.335
e 2.54 0.100
e3 22.86 0.900
F 7.1 0.280
I 3.93 0.155
L 3.3 0.130
Z 1.34 0.053
P001J
7/10
Page 8
M74HCT273
SO-20 MECHANICAL DATA
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
A 2.65 0.104 a1 0.1 0.2 0.004 0.008 a2 2.45 0.096
b 0.35 0.49 0.014 0.019
b1 0.23 0.32 0.009 0.012
C 0.5 0.020 c1 45° (typ.)
D 12.60 13.00 0.496 0.512
E 10.00 10.65 0.393 0.419
e 1.27 0.050
e3 11.43 0.450
F 7.40 7.60 0.291 0.300
L 0.50 1.27 0.020 0.050
M 0.75 0.029
S8° (max.)
mm. inch
8/10
PO13L
Page 9
M74HCT273
TSSOP20 MECHANICAL DATA
mm. inch
DIM.
MIN. TYP MAX. MIN. TYP. MAX.
A 1.2 0.047
A1 0.05 0.15 0.002 0.004 0.006
A2 0.8 1 1.05 0.031 0.039 0.041
b 0.19 0.30 0.007 0.012
c 0.09 0.20 0.004 0.0089
D 6.4 6.5 6.6 0.252 0.256 0.260
E 6.2 6.4 6.6 0.244 0.252 0.260
E1 4.3 4.4 4.48 0.169 0.173 0.176
e 0.65 BSC 0.0256 BSC
K0° 8°0° 8°
L 0.45 0.60 0.75 0.018 0.024 0.030
A2
A
A1
b
e
K
c
L
E
D
E1
PIN 1 IDENTIFICATION
1
0087225C
9/10
Page 10
M74HCT273
Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No li cense is granted by i mp lication or otherwise under a ny patent or patent rig h ts of S TMic roelec tronics. Specifications mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or systems without express written approval of STMicroelectronics.
Australi a - Brazil - Chi na - Finlan d - F rance - Germ any - Hong Kon g - India - Italy - Japan - Ma l aysia - Malta - Morocco
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STM icroelectronics - P rinted in Italy - All Righ ts Reserved
STMicr o el ectronics GROUP OF COMPA NI E S
Singapo re - Spain - Sweden - Swit zerland - Un i ted Kingdom
© http://www.st.com
10/10
Loading...