Datasheet M74HC76B1R, M74HC76TTR, M74HC76RM13TR, M74HC76M1R Datasheet (SGS Thomson Microelectronics)

M74HC76

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

■ HIGH SPEED :

f

= 67MHz (TYP.) at VCC = 6V

MAX

■ LOW POWER DISSIPATION:

I

=2µA(MAX.) at TA=25°C

CC

■ HIGH NOISE IMMUNITY:

V

= V

NIH

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

| = IOL = 4mA (MIN)

OH

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PLH

■ WIDE OPERATING VOLTAGE RANGE:

V

(OPR) = 2V to 6V

CC

■ PIN AND FUNCTION COMPATIBLE WITH

= 28 % VCC (MIN.)

NIL

PHL

74 SERIES 76

DESCRIPTION

The M74HC76 is an high speed CMOS DUAL J-K
FLIP FLOP WITH CLEAR fabrica ted with silicon
gate C

2

MOS technology.
Depending on with the logic level at J and K
inputs, this device changes state on the negative
going transition of clock pulse (CK

). CLEAR ( CL R)

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP M74HC76B1R

SOP M74HC76M1R M74HC76RM13TR

TSSOP M74HC76TTR

and PRESET (PR

) are independent of the clock
and are accomplished by a logic low on the
corresponding input.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/11August 2001

M74HC76

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1, 6 1CK
2, 7 1PR
3, 8 1CLR

4, 9 1J, 2J

10, 14 1Q
11, 15 1Q, 2Q True Flip-Flop Outputs
16, 12 1K, 2K

13 GND Ground (0V)

5 Vcc Positive Supply Voltage

TRUTH TABLE

, 2CK
, 2PR Set Inputs (Active LOW)
, 2CLR

, 2Q

Clock Input(HIGH to LOW
edge triggered)

Asynchronous Reset
Inputs (Active LOW)

Data Inputs: Flip-Flop 1
and 2

Complement Flip-Flop
Outputs

Data Inputs: Flip-Flop 1
and 2

INPUTS OUTPUTS

CLR

L H X X X L H CLEAR

H L X X X H L PRESET

LLXXXHH ----

H H L L Qn Q
HHLH LH ---­HHHL HL ---­HHHH Q
H H X X Qn Q

X : Don’t Care

PR JKCKQQ

n NO CHANGE

n Qn TOGGLE

n NO CHANGE

FUNCTION

LOGIC DIAGRAM

2/11

M74HC76

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

I

or I

CC

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V

T

t

r

Supply Voltage

CC

DC Input Voltage -0.5 to VCC + 0.5

I

DC Output Voltage -0.5 to VCC + 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCC or Ground Current

GND

Power Dissipation

D

Storage Temperature

stg

Lead Temperature (10 sec)

L

°C; derate to 300mW by 10mW/°C from 65°C to 85°C

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

Input Rise and Fall Time VCC = 2.0V

, t

f

V
V

CC
CC

= 4.5V
= 6.0V

-0.5 to +7 V

± 20 mA
± 20 mA
± 25 mA
± 50 mA

500(*) mW

-65 to +150 °C

300 °C

2 to 6 V

CC
CC

-55 to 125 °C
0 to 1000 ns

0 to 500 ns
0 to 400 ns

V
V

V
V

3/11

M74HC76

DC SPECIFICATIONS

Symbol Parameter

V

V

V

V

I

High Level Input

IH

Voltage

Low Level Input

IL

Voltage

High Level Output

OH

Voltage

Low Level Output

OL

Voltage

I

Input Leakage

I

Current
Quiescent Supply

CC

Current

Test Condition Value

V

(V)

CC

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

T

2.0 1.5 1.5 1.5

6.0 4.2 4.2 4.2

2.0 0.5 0.5 0.5

6.0 1.8 1.8 1.8

2.0

4.5

6.0

4.5

6.0

2.0

4.5

6.0

4.5

6.0

6.0

6.0

IO=-20 µA
I

=-20 µA

O

I

=-20 µA

O

I

=-4.0 mA

O

I

=-5.2 mA

O

IO=20 µA
I

=20 µA

O

I

=20 µA

O

I

=4.0 mA

O

I

=5.2 mA

O

= VCC or GND

V

I

= VCC or GND

V

I

1.9 2.0 1.9 1.9

4.4 4.5 4.4 4.4

5.9 6.0 5.9 5.9

4.18 4.31 4.13 4.10

5.68 5.8 5.63 5.60

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.17 0.26 0.33 0.40

0.18 0.26 0.33 0.40
± 0.1 ± 1 ± 1 µA

22040µA

Unit

V4.5 3.15 3.15 3.15

V4.5 1.35 1.35 1.35

V

V

4/11

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)

Test Condition Value

T

Symbol Parameter

t

TLH tTHL

t

PLH tPHL

t

PLH tPHL

f

MAX

t

W(H)

t

W(L)

t

W(L)

t

REM

Output Transition
Time

Propagation Delay
Time (CK

Propagation Delay
Time (CLR
Q, Q

Maximum Clock
Frequency

Minimum Pulse
Width (CK

Minimum Pulse
Width (CLR

Minimum Set-up

t

s

Time

Minimum Hold

t

h

Time

Minimum Removal
Time (CLR

- Q, Q)

, PR -

)

)

, PR)

, PR)

V

CC

(V)

2.0 30 75 95 110

6.0 7131619

2.0 60 125 155 190

6.0 13 21 26 32

2.0 76 140 175 210

6.0 16 24 30 36

2.0 6.2 21 5.0 4.2

6.0 37 67 30 25

2.0 18 75 95 110

6.0 6131619

2.0 22 75 95 110

6.0 6131619

2.0 25 75 95 110

6.0 6131619

2.0 0 0 0

6.0 0 0 0

2.0 20 75 95 110

6.0 5131619

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

M74HC76

-40 to 85°C -55 to 125°C

Unit

ns4.5 8151922

ns4.5 15 25 31 38

ns4.5 18 28 35 42

MHz4.5 31 63 25 21

ns4.5 6151922

ns4.5 6151922

ns4.5 7151922

ns4.5 0 0 0

ns4.5 6151922

CAPACITIVE CHARACTERISTICS

Test Condition Value

= 25°C

Symbol Parameter

V

CC

(V)

C

C

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without

load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
FLOP)

Input Capacitance

IN

Power Dissipation

PD

Capacitance (note 1)5.0 38 pF

5.0 5101010pF

T

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

= CPD x VCC x fIN + ICC/2 (per FLIP/

CC(opr)

Unit

5/11

M74HC76

TEST CIRCUIT

CL = 50pF or equivalent (in cludes jig and probe capaci tance)
R

= Z

of pulse generator (typically 50Ω)

T

OUT

WAVEFORM 1 : MINIMUM REMOVAL TIME (f=1MHz; 50% duty cycle)

WAVEFORM 2 : MINI MU M R E MO VA L TIME (f=1MHz; 50% duty cycle)

6/11

M74HC76

WAVEFORM 3 : PROPAGATION DELAY, MINIMUM PULSE WIDTH, SETUP AND HOLD TIME

(f=1MHz; 50% duty cycle)

WAVEFORM 4 : MINIMUM PULSE WIDTH, PROPAGATION DELAY TIME (f=1 MHz; 50% duty cyc l e )

7/11

M74HC76

Plastic DIP-16 (0.25) MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 0.77 1.65 0.030 0.065
b 0.5 0.020

b1 0.25 0.010

D 20 0.787
E 8.5 0.335

e 2.54 0.100

e3 17.78 0.700

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 0.050

8/11

P001C

SO-16 MECHANICAL DATA

M74HC76

DIM.

A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019
c1 45° (typ.)

D 9.8 10 0.385 0.393

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 8.89 0.350

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.62 0.024

S8° (max.)

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

PO13H

9/11

M74HC76

TSSOP16 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.012

c 0.09 0.20 0.004 0.0089

D 4.9 5 5.1 0.193 0.197 0.201

E 6.2 6.4 6.6 0.244 0.252 0.260

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0° 8°0° 8°

L 0.45 0.60 0.75 0.018 0.024 0.030

A2

A

A1

b

e

c

K

L

E

D

E1

PIN 1 IDENTIFICATION

10/11

1

0080338D

M74HC76

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lication or otherwise under a ny patent or patent rig h ts of S TMic roelec tronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chi na - Finlan d - F rance - Germ any - Hong Kon g - India - Italy - Japan - Ma l aysia - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STM icroelectronics - P rinted in Italy - All Righ ts Reserved

STMicr o el ectronics GROUP OF COMPA NI E S

Singapo re - Spain - Sweden - Swit zerland - Un i ted Kingdom

© http://www.st.com

11/11