Datasheet M74HC73TTR, M74HC73RM13TR, M74HC73M1R, M74HC73B1R Datasheet (SGS Thomson Microelectronics)

M74HC73

DUAL J-K FLIP FLOP WITH PRESET AND CLEAR

■ HIGH SPEED :

f

= 80MHz (TYP.) at VCC = 6V

MAX

■ LOW POWER DISSIPATION:

I

=2µA(MAX.) at TA=25°C

CC

■ HIGH NOISE IMMUNITY:

V

= V

NIH

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

| = IOL = 4mA (MIN)

OH

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PLH

■ WIDE OPERATING VOLTAGE RANGE:

V

(OPR) = 2V to 6V

CC

■ PIN AND FUNCTION COMPATIBLE WITH

= 28 % VCC (MIN.)

NIL

PHL

74 SERIES 73

DESCRIPTION

The M74HC73 is an high speed CMOS DUAL J-K
FLIP FLOP WITH CLEAR fabrica ted with silicon
gate C

2

MOS technology.
Depending on the logic level applied to J and K
inputs, this device changes state on the negative
going transition of clock input pulse (CK

). The

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP M74HC73B1R

SOP M74HC73M1R M74HC73RM13TR

TSSOP M74HC73TTR

clear function is accomplished independently of
the clock condition when the clear input (CLR

) is
taken low.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/11August 2001

M74HC73

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1, 5 1CK

2, 6 1CLR
12, 9 1Q, 2Q True Flip-Flop Outputs
13, 8 1Q

14, 7, 3, 10

11 GND Ground (0V)

4 Vcc Positive Supply Voltage

TRUTH TABLE

, 2CK Clock Input
, 2CLR

, 2Q

1J, 2J, 1K, 2KSynchronous Inputs

Asynchronous Reset
Inputs

Complement Flip-Flop
Outputs

Flip-Flop 1 and 2

INPUTS OUTPUTS

CLR

JKCKQQ

L X X X L H CLEAR

HLL

Q

n

Q

n

H L H L H ---­H H L H L ---­HHH
HXX

X : Don’t Care

Q

n

Q

n

Q

n

Q

n

LOGIC DIAGRAM

FUNCTION

NO CHANGE

TOGGLE

NO CHANGE

2/11

M74HC73

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

I

or I

CC

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V

T

t

r

Supply Voltage

CC

DC Input Voltage -0.5 to VCC + 0.5

I

DC Output Voltage -0.5 to VCC + 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCC or Ground Current

GND

Power Dissipation

D

Storage Temperature

stg

Lead Temperature (10 sec)

L

°C; derate to 300mW by 10mW/°C from 65°C to 85°C

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

Input Rise and Fall Time VCC = 2.0V

, t

f

V
V

CC
CC

= 4.5V
= 6.0V

-0.5 to +7 V

± 20 mA
± 20 mA
± 25 mA
± 50 mA

500(*) mW

-65 to +150 °C

300 °C

2 to 6 V

CC
CC

-55 to 125 °C
0 to 1000 ns

0 to 500 ns
0 to 400 ns

V
V

V
V

3/11

M74HC73

DC SPECIFICATIONS

Symbol Parameter

V

V

V

V

I

High Level Input

IH

Voltage

Low Level Input

IL

Voltage

High Level Output

OH

Voltage

Low Level Output

OL

Voltage

I

Input Leakage

I

Current
Quiescent Supply

CC

Current

Test Condition Value

V

(V)

CC

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

T

2.0 1.5 1.5 1.5

6.0 4.2 4.2 4.2

2.0 0.5 0.5 0.5

6.0 1.8 1.8 1.8

2.0

4.5

6.0

4.5

6.0

2.0

4.5

6.0

4.5

6.0

6.0

6.0

IO=-20 µA
I

=-20 µA

O

I

=-20 µA

O

I

=-4.0 mA

O

I

=-5.2 mA

O

IO=20 µA
I

=20 µA

O

I

=20 µA

O

I

=4.0 mA

O

I

=5.2 mA

O

= VCC or GND

V

I

= VCC or GND

V

I

1.9 2.0 1.9 1.9

4.4 4.5 4.4 4.4

5.9 6.0 5.9 5.9

4.18 4.31 4.13 4.10

5.68 5.8 5.63 5.60

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.17 0.26 0.33 0.40

0.18 0.26 0.33 0.40
± 0.1 ± 1 ± 1 µA

22040µA

Unit

V4.5 3.15 3.15 3.15

V4.5 1.35 1.35 1.35

V

V

4/11

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)

Test Condition Value

T

Symbol Parameter

t

TLH tTHL

t

PLH tPHL

t

PLH tPHL

f

MAX

t

W(H)

t

W(L)

t

W(L)

t

REM

Output Transition
Time

Propagation Delay
Time (CK

Propagation Delay
Time (CLR

Maximum Clock
Frequency

Minimum Pulse
Width (CK

Minimum Pulse
Width (CLR

Minimum Set-up

t

s

Time

Minimum Hold

t

h

Time

Minimum Removal
Time

- Q)

- Q)

)

)

V

CC

(V)

2.0 30 75 95 110

6.0 7131619

2.0 42 125 155 190

6.0 12 21 26 32

2.0 54 145 180 220

6.0 15 25 31 37

2.0 6 15 4.8 4

6.0 35 80 28 24

2.0 18 75 95 110

6.0 6131619

2.0 21 75 95 110

6.0 6131619

2.0 30 75 95 110

6.0 6131619

2.0 0 0 0

6.0 0 0 0

2.0 25 75 95 110

6.0 6131619

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

M74HC73

-40 to 85°C -55 to 125°C

Unit

ns4.5 8151922

ns4.5 14 25 31 38

ns4.5 18 29 36 44

MHz4.5 30 60 24 20

ns4.5 6151922

ns4.5 7151922

ns4.5 8151922

ns4.5 0 0 0

ns4.5 7151922

CAPACITIVE CHARACTERISTICS

Test Condition Value

= 25°C

Symbol Parameter

V

CC

(V)

C

C

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without

load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. I
FLOP)

Input Capacitance

IN

Power Dissipation

PD

Capacitance (note 1)5.0 35 pF

5.0 5101010pF

T

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

= CPD x VCC x fIN + ICC/2 (per FLIP/

CC(opr)

Unit

5/11

M74HC73

TEST CIRCUIT

CL = 50pF or equivalent (in cludes jig and probe capaci tance)

= Z

R

WAVEFORM 1: MINIMUM REMOVAL TIME (f=1MHz; 50% duty cycle)

of pulse generator (typically 50Ω)

T

OUT

6/11

M74HC73

WAVEFORM 2 : MINIMUM PULSE WIDTH, PROPAGATION DELAY TIME (f=1MHz; 50% duty cy cle)

WAVEFORM 3 : PROPAGATION DELAY TIME, MINIMUM PULSE WIDTH, SETUP AND HOLD TIME

(f=1MHz; 50% duty cycle)

7/11

M74HC73

Plastic DIP-14 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 1.39 1.65 0.055 0.065
b 0.5 0.020

b1 0.25 0.010

D 20 0.787
E 8.5 0.335

e 2.54 0.100

e3 15.24 0.600

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 2.54 0.050 0.100

8/11

P001A

SO-14 MECHANICAL DATA

M74HC73

DIM.

A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019
c1 45° (typ.)

D 8.55 8.75 0.336 0.344

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 7.62 0.300

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.68 0.026

S8° (max.)

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

PO13G

9/11

M74HC73

TSSOP14 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.012

c 0.09 0.20 0.004 0.0089

D 4.9 5 5.1 0.193 0.197 0.201

E 6.2 6.4 6.6 0.244 0.252 0.260

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0° 8°0° 8°

L 0.45 0.60 0.75 0.018 0.024 0.030

A2

A

A1

b

e

c

K

L

E

D

E1

PIN 1 IDENTIFICATION

10/11

1

0080337D

M74HC73

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lication or otherwise under a ny patent or patent rig h ts of S TMic roelec tronics. Specifications
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chi na - Finlan d - F rance - Germ any - Hong Kon g - India - Italy - Japan - Ma l aysia - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STM icroelectronics - P rinted in Italy - All Righ ts Reserved

STMicr o el ectronics GROUP OF COMPA NI E S

Singapo re - Spain - Sweden - Swit zerland - Un i ted Kingdom

© http://www.st.com

11/11