Datasheet M74HC4518 Datasheet (ST)

M74HC4518

DUAL DECADE COUNTER

■ HIGH SPEED :

f

= 60 MHz (TYP.) at VCC = 6V

MAX

■ LOW POWER DISSIPATION:

I

=4µA(MAX.) at TA=25°C

CC

■ HIGH NOISE IMMUNITY:

V

= V

NIH

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

| = IOL = 4mA (MIN)

OH

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PLH

■ WIDE OPERATING VOLTAGE RANGE:

(OPR) = 2V to 6V

V

CC

■ PIN AND FUNCTION COMPATIBLE WITH

= 28 % VCC (MIN.)

NIL

PHL

74 SERIES 4518

DESCRIPTION

The M74HC4518 is an h igh speed CMOS DUAL
BINARY COUNTER fabricated with silicon gate

2

C

MOS technology.
It consist of two identical internally synchronous
4-stage counters. The counter stages are D-TYPE
flip-flops having interchangeable CLOCK and
ENABLE inputs for incrementing on either the
positive-going or negative-going transition.
For single-unit operation the ENABLE input is
maintained "high" and the counter advances on

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP M74HC4518B1R

SOP M74HC4518M1R M74HC4518RM13TR

TSSOP M74HC4518TTR

each positive-going t ransition of the CLOCK. T he
counters are cleared by high levels on their clear
lines.
The counter can be cascaded in the ripple mode
by connecting Q4 to the enable input of the
subsequent counter while the clock input of the
latter is held permanently low.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/11July 2001

M74HC4518

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1, 9

2, 10

3, 4, 5, 6 1Q0 to 1Q3 Data Outputs

7, 15

11, 12, 13,

14

8 GND Ground (0V)

16 Vcc Positive Supply Voltage

TRUTH TABLE

1CLOCK,

2CLOCK

1ENABLE,

2ENABLE

1CLEAR,

2CLEAR

2Q0 tO 2Q3 Data Outputs

Clock Inputs (LOW to
HIGH, Edge-Triggered)

Clock Enable Inputs

Asynchronous Reset
Inputs (Active LOW)

CLOCK ENABLE CLEAR

L L INCREMENT COUNTER

X L NO CHANGE

H L NO CHANGE
X X H Q0 THRU Q3=L

X : Don’t Care
Z : High Impedance

LOGIC DIAGRAM

INPUTS

FUNCTION

H L INCREMENT COUNTER

X L NO CHANGE

L L NO CHANGE

This log i c diagram has not be used to est i m at e propagation delays

2/11

TIMING CHART

M74HC4518

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

I

or I

CC

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65

Supply Voltage

CC

DC Input Voltage -0.5 to VCC + 0.5

I

DC Output Voltage -0.5 to VCC + 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCC or Ground Current

GND

Power Dissipation

D

Storage Temperature

stg

Lead Temperature (10 sec)

L

°C; derate to 300mW by 10mW/°C from 65°C to 85°C

-0.5 to +7 V
V
V

± 20 mA
± 20 mA
± 25 mA
± 50 mA

500(*) mW

-65 to +150 °C

300 °C

3/11

M74HC4518

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V

T

t

r

DC SPECIFICATIONS

Symbol Parameter

V

IH

V

IL

V

OH

V

OL

I

I

I

CC

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

Input Rise and Fall Time VCC = 2.0V

, t

f

V
V

CC
CC

= 4.5V
= 6.0V

Test Condition Value

T

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

High Level Input

V

CC

(V)

2.0 1.5 1.5 1.5

Voltage

6.0 4.2 4.2 4.2

Low Level Input

2.0 0.5 0.5 0.5

Voltage

6.0 1.8 1.8 1.8

High Level Output
Voltage

Low Level Output
Voltage

Input Leakage
Current

Quiescent Supply
Current

2.0

4.5

6.0

4.5

6.0

2.0

4.5

6.0

4.5

6.0

6.0

6.0

IO=-20 µA
I

=-20 µA

O

I

=-20 µA

O

I

=-4.0 mA

O

I

=-5.2 mA

O

=20 µA

I

O

I

=20 µA

O

I

=20 µA

O

I

=4.0 mA

O

I

=5.2 mA

O

= VCC or GND

V

I

V

= VCC or GND

I

1.9 2.0 1.9 1.9

4.4 4.5 4.4 4.4

5.9 6.0 5.9 5.9

4.18 4.31 4.13 4.10

5.68 5.8 5.63 5.60

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.17 0.26 0.37 0.40

0.18 0.26 0.37 0.40
± 0.1 ± 1 ± 1 µA

44080µA

2 to 6 V

CC
CC

-55 to 125 °C

0 to 1000 ns

0 to 500 ns
0 to 400 ns

-40 to 85°C -55 to 125°C

V
V

Unit

V4.5 3.15 3.15 3.15

V4.5 1.35 1.35 1.35

V

V

4/11

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)

Test Condition Value

T

Symbol Parameter

t

TLH tTHL

t

PLH tPHL

Output Transition
Time

Propagation Delay
Time
(CK, ENABLE - Qn)

t

Propagation Delay

PHL

Time
(CLR - Qn)

f

MAX

t

W(H)

t

W(L)

t

W(L)

Maximum Clock
Frequency

Minimum Pulse
Width
(CLOCK ,ENABLE)

Minimum Pulse
Width
(CLEAR)

t

REM

Minimum Removal
Time
(CLEAR)

V

CC

(V)

2.0 30 75 95 110

6.0 7131619

2.0 72 160 200 240

6.0 18 27 34 41

2.0 65 150 190 225

6.0 16 26 33 38

2.0 6 23 4.8 4

6.0 35 60 28 24

2.0 25 75 95 110

6.0 5131619

2.0 20 75 95 110

6.0 4131619

2.0 21 50 60 75

6.0 3 9 11 13

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

M74HC4518

-40 to 85°C -55 to 125°C

Unit

ns4.5 8151922

ns4.5 22 32 40 48

ns4.5 20 30 38 45

MHz4.5 30 51 24 20

ns4.5 6151922

ns4.5 5151922

ns4.5 3101215

CAPACITIVE CHARACTERISTICS

Test Condition Value

T

Symbol Parameter

C

C

Input Capacitance

IN

Power Dissipation

PD

Capacitance (note

V

CC

(V)

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

5101010pF

38 pF

1)

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without

load. (R ef er to Test Circui t). Averag e operating current can be obtained by the following equation. I
Counter)

-40 to 85°C -55 to 125°C

= CPD x VCC x fIN + ICC/2 (per

CC(opr)

Unit

5/11

M74HC4518

TEST CIRCUIT

CL = 50pF or equivalent (includes jig and p robe capacit ance)

= Z

R

WAVEFORM 1: MINIMUM PULSE WIDTH AND REMOVAL TIME (f= 1MHz; 50% duty cycle)

of pulse generator (typically 50Ω)

T

OUT

6/11

M74HC4518

WAVEFORM 2 : PROPAGATION DELAY TIME, MINIMUM PULSE WIDTH(f=1MHz; 50% duty cycl e)

7/11

M74HC4518

Plastic DIP-16 (0.25) MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 0.77 1.65 0.030 0.065
b 0.5 0.020

b1 0.25 0.010

D 20 0.787
E 8.5 0.335

e 2.54 0.100

e3 17.78 0.700

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 0.050

8/11

P001C

SO-16 MECHANICAL DATA

M74HC4518

DIM.

A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019
c1 45° (typ.)

D 9.8 10 0.385 0.393

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 8.89 0.350

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.62 0.024

S8° (max.)

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

PO13H

9/11

M74HC4518

TSSOP16 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.012

c 0.09 0.20 0.004 0.0089

D 4.9 5 5.1 0.193 0.197 0.201

E 6.2 6.4 6.6 0.244 0.252 0.260

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0° 8°0° 8°

L 0.45 0.60 0.75 0.018 0.024 0.030

A2

A

A1

b

e

c

K

L

E

D

E1

PIN 1 IDENTIFICATION

10/11

1

0080338D

M74HC4518

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by imp lication or otherwise under a ny patent or patent rig hts of STMicroelectronics. Spec ific at ions
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chi na - Finland - F rance - Germany - Hong Kon g - I ndia - Italy - Japan - Malay sia - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STM icroelectronics - Printed in Ital y - All Rights Reserved

STMicr o el ectronics GROUP OF COMPANIES

Singapo re - Spain - Sweden - Switzerland - Uni ted Kingdom

© http://www.st.com

11/11