Datasheet M74HC4060 Datasheet (ST)

M74HC406 0

14 STAGE BINARY COUNTER/OSCILLATOR

■ HIGH SPEED:

f

= 65MHz (TYP.) at VCC = 6V

MAX

■ LOW POWER DISSIPATION:

I

=4µA(MAX.) at TA=25°C

CC

■ HIGH NOISE IMMUNITY:

V

= V

NIH

■ SYMMETRICAL OUTPUT IMPEDANCE:

|I

| = IOL = 4mA (MIN)

OH

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PLH

■ WIDE OPERATING VOLTAGE RANGE:

V

(OPR) = 2V to 6V

CC

■ PIN AND FUNCTION COMPATIBLE WITH

= 28 % VCC (MIN.)

NIL

PHL

74 SERIES 4060

DESCRIPTION

The M74HC4060 is an high speed CMOS
14-STAGE BINARY COUNTER/OSCILLATOR
fabricated with silicon gate C

2

MOS technology.
The oscillator configuration allows design of either
RC or crystal oscillator circuits. A high level on the
CLEAR accomplishes the reset function, i.e. all
counter outputs are made low and the oscillator is
disabled.

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP M74HC4060B1R

SOP M74HC4060M1R M74HC4060RM13TR

TSSOP M74HC4060TTR

A negative transition on the clock input increments
the counter. Ten kinds of divided output are
provided; 4 to 10 and 12 to 14 stage inclusive. The
maximum division available at Q12 is 1/16384 f
oscillator.
The Ø

input and the CLE AR input are e quipped

1

with protection circuits against static discharge
and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/12July 2001

M74HC4060

IINPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1, 2, 3 Q12 to Q14 Counter Outputs

TRUTH TABLE

ØI CLEAR FUNCTION

XH

X : Don’t Care

7, 5, 4, 6, 14,

13, 15

9 ØO

10 ØO

11 ØI
12 CLEAR Master Reset

8 GND Ground (0V)

16

COUNTER IS RESET TO ZERO STA TE

ØO OUTPUT GOES TO HIGH LEVEL

ØO

OUTPUT GOES TO LOW LEVEL

L COUNT UP ONE STEP
L NO CHANGE

Q4 to Q10 Counter Outputs

V

CC

External Capacitor
Connection

External Resistor
Connection

Clock Input / Oscillator
Pin

Positive Supply Voltage

LOGIC DIAGRAM

This log i c diagram has not be used to est i m ate propagation dela ys

2/12

M74HC4060

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

I

or I

CC

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied
(*) 500mW at 65

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V

T

t

r

Supply Voltage

CC

DC Input Voltage -0.5 to VCC + 0.5

I

DC Output Voltage -0.5 to VCC + 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCC or Ground Current

GND

Power Dissipation

D

Storage Temperature

stg

Lead Temperature (10 sec)

L

°C; derate to 300mW by 10mW/°C from 65° C to 85°C

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

Input Rise and Fall Time VCC = 2.0V

, t

f

V
V

CC
CC

= 4.5V
= 6.0V

-0.5 to +7 V

± 20 mA
± 20 mA
± 25 mA
± 50 mA

500(*) mW

-65 to +150 °C

300 °C

2 to 6 V

CC
CC

-55 to 125 °C
0 to 1000 ns

0 to 500 ns
0 to 400 ns

V
V

V
V

3/12

M74HC4060

DC SPECIFICATIONS

Symbol Parameter

V

V

V

V

V

V

I

High Level Input

IH

Voltage

Low Level Input

IL

Voltage

High Level Output

OH

Voltage
(Q Output)

Low Level Output

OL

Voltage
(Q Output)

High Level Output

OH

Voltage

(ØO, ØO

Low Level Output

OL

Voltage
(ØO, ØO

I

Input Leakage

I

Current
Quiescent Supply

CC

Current

Output)

Output)

Test Condition Value

V

(V)

CC

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

T

2.0 1.5 1.5 1.5

6.0 4.2 4.2 4.2

2.0 0.5 0.5 0.5

6.0 1.8 1.8 1.8
=-20 µA

2.0

4.5

6.0

4.5

6.0

2.0

4.5

6.0

4.5

6.0

2.0

6.0

2.0

6.0

6.0

6.0

I

O

I

=-20 µA

O

I

=-20 µA

O

I

=-4.0 mA

O

I

=-5.2 mA

O

=20 µA

I

O

I

=20 µA

O

I

=20 µA

O

I

=4.0 mA

O

I

=5.2 mA

O

=-20 µA

I

O

I

=-20 µA

O

I

=-20 µA

O

=-20 µA

I

O

I

=-20 µA

O

I

=-20 µA

O

= VCC or GND

V

I

V

= VCC or GND

I

1.9 2.0 1.9 1. 9

4.4 4.5 4.4 4. 4

5.9 6.0 5.9 5. 9

4.18 4.31 4.13 4.10

5.68 5.8 5.63 5.60

0.0 0.1 0.1 0 .1

0.0 0.1 0.1 0 .1

0.0 0.1 0.1 0 .1

0.17 0.26 0.33 0.40

0.18 0.26 0.33 0.40

1.8 2.0 1.8 1.8

4.4 4.5 4.0 4.0

5.5 5.9 5.5 5.5

0.0 0.2 0.2 0.2

0.0 0.5 0.5 0.5

0.1 0.5 0.5 0.5
± 0.1 ± 1 ± 1 µA

44080µA

Unit

V4.5 3.15 3.15 3.15

V4.5 1.35 1.35 1.35

V

V

V4.5

V4.5

4/12

AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6ns)

Test Condition Value

T

Symbol Parameter

t

TLH tTHL

t

PLH tPHL

t

Output Transition
Time

Propagation Delay
Time
(ØI - Q4

Propagation Delay

PD

Time Difference

)

(Qn - Qn+1)

t

Propagation Delay

PHL

Time
(CLEAR - Qn)

f

MAX

t

W(H)

t

W(L)

t

W(H)

t

REM

Maximum Clock
Frequency

Minimum Pulse
Width (ØI

)

Minimum Pulse
Width (CLEAR)

Minimum Removal
Time

V

CC

(V)

2.0 30 75 95 110

6.0 7131619

2.0 170 300 375 450

6.0 30 51 64 76

2.0 32 75 95 110

6.0 5131619

2.0 85 195 245 295

6.0 17 33 42 50

2.0 6 12 5 4

6.0 35 65 28 24

2.0 30 75 95 110

6.0 7131619

2.0 30 75 95 110

6.0 7131619

2.0 40 100 125 150

6.0 9172126

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

M74HC4060

-40 to 85°C -55 to 125°C

Unit

ns4.5 8151922

ns4.5 41 60 75 90

ns4.5 7151922

ns4.5 23 39 49 59

MHz4.5 30 50 24 20

ns4.5 8151922

ns4.5 8151922

ns4.5 10 20 25 30

CAPACITIVE CHARACTERISTICS

Test Condition Value

T

Symbol Parameter

V

CC

(V)

C

C

1) CPD is defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without

load. (R ef er to Test Circ ui t). Average operating current can be obtained by the following equation. I

Input Capacitance

IN

Power Dissipation

PD

Capacitance (note 1)5.0 27 pF

5.0 5101010pF

= 25°C

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

= CPD x VCC x fIN + ICC

CC(opr)

Unit

5/12

M74HC4060

TEST CIRCUIT

CL = 50pF or equivalent (in cludes jig and probe capac i tance)

= Z

R

WAVEFORM 1: PROPAGATION DELAY TIMES, MINIMUM PULSE WIDTH (ØI) (f=1MHz; 50% duty
cycle)

of pulse generator (typically 50Ω)

T

OUT

6/12

M74HC4060

WAVEFORM 2 : PROPAGATION DELAY TIMES, MINIMUM PULSE WIDTH (CLEAR) (f=1MHz; 50%
duty cycle)

WAVEFORM 3 :PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)

7/12

M74HC4060

WAVEFORM 4 : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)

TYPICAL CLOCK DRIVE CIRCUITS

8/12

M74HC4060

Plastic DIP-16 (0.25) MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 0.77 1.65 0.030 0.065
b 0.5 0.020

b1 0.25 0.010

D 20 0.787
E 8.5 0.335

e 2.54 0.100

e3 17.78 0.700

F 7.1 0.280

I 5.1 0.201

L 3.3 0.130

Z 1.27 0.050

P001C

9/12

M74HC4060

SO-16 MECHANICAL DATA

DIM.

A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019
c1 45° (typ.)

D 9.8 10 0.385 0.393

E 5.8 6.2 0.228 0.244

e 1.27 0.050

e3 8.89 0.350

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.62 0.024

S8° (max.)

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

10/12

PO13H

M74HC4060

TSSOP16 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.012

c 0.09 0.20 0.004 0.0089

D 4.9 5 5.1 0.193 0.197 0.201

E 6.2 6.4 6.6 0.244 0.252 0.260

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0° 8°0° 8°

L 0.45 0.60 0.75 0.018 0.024 0.030

A2

A

A1

b

e

c

K

L

E

D

E1

PIN 1 IDENTIFICATION

1

0080338D

11/12

M74HC4060

Information furnished is bel ieved to be accurate and reliable. However, STMicroe lectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No li cense is granted by i mp lication or otherwise under any patent or patent rights of STMicroelec tron ic s. S pec ificat ions
mentioned in this publication ar e subject to change without notice. This publication supersedes and replaces all information
previously supplied. S TMicroelectronics products are not authorized for use as critica l components in life suppo rt devices or
systems without express written approval of STMicroelectronics.

Australi a - Brazil - Chi n a - Finland - F rance - Germ any - Hong Kong - India - It al y - Japan - Ma l aysia - Malta - Morocco

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STM icroelectronics - P r i n ted in Italy - All Rights Reserved

STMicr o el ectronics GROUP OF COMPA NI ES

Singapo re - Spain - Sweden - Switzerland - United Ki ngdom

© http://www.st.com

12/12