Datasheet M74HC113B1R Specification

DUAL J-K FLIP FLOP WITH PRESET

■ HIGH SPEED :

f

= 79MHz (TYP.) at VCC=6V

MAX

■ LOW POWER DISSIPATION:

ICC=2µA(MAX.) at TA=25°C

■ HIGH NOISE IMMUNITY:

V

NIH=VNIL

■ SYMMETRICAL OUTPUT IMPEDANCE:

|IOH|=IOL= 4mA (MIN)

■ BALANCED PROPAGATION DELAYS:

t

≅ t

PLH

■ WIDE OPERATING VOLTAGE RANGE:

VCC(OPR) = 2V to 6V

■ PIN AND FUNCTION COMPATIBLE WITH

74 SERIES 113

DESCRIPTION

The M74HC113 is an high speed CMOS DUAL
J-K FLIP FLOP WITH PRESET fabricated with
silicon gate C2MOS technology.
This circuit offers individual J, K, set, and clock
inputs. These monolithic dual flip-flops are
designed so that when the clock goes HIGH, the
inputs are enabled and data will be accepted. The
logic level ofthe J and K inputsmay be allowed to

=28%VCC(MIN.)

PHL

M74HC113

TSSOPDIP SOP

ORDER CODES

PACKAGE TUBE T & R

DIP M74HC113B1R

SOP M74HC113M1R M74HC113RM13TR

TSSOP M74HC113TTR

change when the clock pulse is HIGH and the
bistable willfunction as shown in the truth table as
long as minimum set-up times are observed. Input
data is transferred to the outputs on the negative
going edge of the clock pulse.
All inputs are equipped with protection circuits
against static discharge and transient excess
voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/11July 2001

M74HC113

INPUT AND OUTPUT EQUIVALENT CIRCUIT PIN DESCRIPTION

PIN No SYMBOL NAME AND FUNCTION

1, 13 1CK, 2CK

2, 12 1K, 2K

3, 11 1J, 2J
4, 10 1PR, 2PR Set Inputs

5, 9 1Q, 2Q True Flip-Flop Outputs
6, 8 1Q, 2Q

7 GND Ground (0V)

14 Vcc Positive Supply Voltage

TRUTH TABLE

Clock Input(HIGH to LOW
edge triggered)

Data Inputs: Flip-Flop 1
and 2

Data Inputs: Flip-Flop 1
and 2

Complement Flip-Flop
Outputs

INPUTS OUTPUTS

PR J K CK Q Q

LXXXHL PRESET

HLL

Q

n

Q

n

H L H L H ---­H H L H L ---­HHH
HXX

X : Don’t Care

Q

n

Q

n

Q

n

Q

n

LOGIC DIAGRAM

FUNCTION

NO CHANGE

TOGGLE

NO CHANGE

This logic diagram has not be used to estimate propagation delays

2/11

M74HC113

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

V

V

I

I

OK

I

or I

I

CC

P

T

T

Absolute Maximum Ratings are those values beyond which damage to the device may occur.Functional operation under these conditions is
not implied
(*) 500mW at 65

RECOMMENDED OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

V

T

t

r,tf

Supply Voltage

CC

DC Input Voltage -0.5 to VCC+ 0.5

I

DC Output Voltage -0.5 to VCC+ 0.5

O

DC Input Diode Current

IK

DC Output Diode Current
DC Output Current

O

DC VCCor Ground Current

GND

Power Dissipation

D

Storage Temperature

stg

Lead Temperature (10 sec)

L

°C; derate to 300mW by 10mW/°C from 65°Cto85°C

Supply Voltage

CC

Input Voltage 0 to V

I

Output Voltage 0 to V

O

Operating Temperature

op

Input Rise and Fall Time VCC= 2.0V

= 4.5V

V

CC

= 6.0V

V

CC

-0.5 to +7 V
V
V

± 20 mA
± 20 mA
± 25 mA
± 50 mA

500(*) mW

-65 to +150 °C
300 °C

2to6 V

CC
CC

V
V

-55 to 125 °C
0 to 1000 ns

0 to 500 ns
0 to 400 ns

3/11

M74HC113

DC SPECIFICATIONS

Symbol Parameter

V

V

V

V

I

High Level Input

IH

Voltage

Low Level Input

IL

Voltage

High Level Output

OH

Voltage

Low Level Output

OL

Voltage

Input Leakage

I

I

Current
Quiescent Supply

CC

Current

Test Condition Value

V

(V)

CC

T

A

Min. Typ. Max. Min. Max. Min. Max.

-40 to 85°C -55 to 125°C

=25°C

2.0 1.5 1.5 1.5

6.0 4.2 4.2 4.2

2.0 0.5 0.5 0.5

6.0 1.8 1.8 1.8
I

I
I

I

O

I

O

I
I

V

I=VCC

V

I=VCC

=-20 µA

O

=-20 µA

O

=-20 µA

O

=-4.0 mA
=-5.2 mA

I

=20 µA

O

I

=20 µA

O

=20 µA

I

O

=4.0 mA

O

=5.2 mA

O

or GND

or GND

1.9 2.0 1.9 1.9

4.4 4.5 4.4 4.4

5.9 6.0 5.9 5.9

4.18 4.31 4.13 4.10

5.68 5.8 5.63 5.60

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.0 0.1 0.1 0.1

0.17 0.26 0.33 0.40

0.18 0.26 0.33 0.40
± 0.1 ± 1 ± 1 µA

22040µA

2.0

4.5

6.0

4.5

6.0

2.0

4.5

6.0

4.5

6.0

6.0

6.0

Unit

V4.5 3.15 3.15 3.15

V4.5 1.35 1.35 1.35

V

V

4/11

AC ELECTRICAL CHARACTERISTICS (CL= 50 pF, Input tr=tf= 6ns)

Test Condition Value

=25°C

Symbol Parameter

t

TLHtTHL

t

PLHtPHL

Output Transition
Time

Propagation Delay
Time
(CK - Q, Q)

t

PLHtPHL

Propagation Delay
Time (PRESET -Q,
Q)

f

MAX

t

W(H)

t

W(L)

t

W(L)

Maximum Clock
Frequency

Minimum Pulse
Width
(CLOCK)

Minimum Pulse
Width
(PRESET)

t

Minimum Set-up

s

Time

t

Minimum Hold

h

Time

t

REM

Minimum Removal
Time
(PRESET)

V

CC

(V)

2.0 30 75 95 110

6.0 7131619

2.0 46 125 155 190

6.0 12 21 26 32

2.0 48 125 155 190

6.0 13 21 26 32

2.0 8 16 6.4 5.4

6.0 47 79 38 32

2.0 16 75 95 110

6.0 3131619

2.0 16 75 95 110

6.0 3131619

2.0 16 50 65 75

6.0 3 9 11 13

2.0 0 0 0

6.0 0 0 0

2.0 5 5 5

6.0 5 5 5

T

A

Min. Typ. Max. Min. Max. Min. Max.

M74HC113

-40 to 85°C -55 to 125°C

Unit

ns4.5 8151922

ns4.5 16 25 31 38

ns4.5 16 25 31 38

MHz4.5 40 63 32 27

ns4.5 4151922

ns4.5 4151922

ns4.5 4101315

ns4.5 0 0 0

ns4.5 5 5 5

CAPACITIVE CHARACTERISTICS

Test Condition Value

=25°C

Symbol Parameter

C

C

1) CPDis defined as the value of the IC’s internal equivalent capacitance which is calculated from the operating current consumption without
load. (Refer to Test Circuit). Average operating current can be obtained bythe following equation. I
FLOP)

Input Capacitance

IN

Power Dissipation

PD

Capacitance (note1)5.0 37 pF

V

CC

(V)

5.0 5101010pF

T

A

-40 to 85°C -55 to 125°C

Min. Typ. Max. Min. Max. Min. Max.

CC(opr)=CPDxVCCxfIN+ICC

/2 (per FLIP/

Unit

5/11

M74HC113

TEST CIRCUIT

CL= 50pF or equivalent (includes jig and probe capacitance)
R

T=ZOUT

of pulse generator (typically 50Ω)

WAVEFORM 1 : PROPAGATION DELAY TIMES, MINIMUM PULSE WIDTH (CK), SETUP AND HOLD
TIME (J or K to CK) (f=1MHz; 50% duty cycle)

6/11

WAVEFORM 2 : MINIMUM PULSE WIDTH (PR), REMOVAL TIME (PR to CK)

(f=1MHz; 50% duty cycle)

M74HC113

7/11

M74HC113

Plastic DIP-14 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

a1 0.51 0.020

B 1.39 1.65 0.055 0.065
b 0.5 0.020

b1 0.25 0.010

D 20 0.787
E 8.5 0.335
e 2.54 0.100

e3 15.24 0.600

F 7.1 0.280

I 5.1 0.201
L 3.3 0.130
Z 1.27 2.54 0.050 0.100

8/11

P001A

SO-14 MECHANICAL DATA

M74HC113

DIM.

A 1.75 0.068

a1 0.1 0.2 0.003 0.007
a2 1.65 0.064

b 0.35 0.46 0.013 0.018

b1 0.19 0.25 0.007 0.010

C 0.5 0.019

c1 45° (typ.)

D 8.55 8.75 0.336 0.344
E 5.8 6.2 0.228 0.244
e 1.27 0.050

e3 7.62 0.300

F 3.8 4.0 0.149 0.157

G 4.6 5.3 0.181 0.208

L 0.5 1.27 0.019 0.050

M 0.68 0.026

S8°(max.)

MIN. TYP MAX. MIN. TYP. MAX.

mm. inch

PO13G

9/11

M74HC113

TSSOP14 MECHANICAL DATA

mm. inch

DIM.

MIN. TYP MAX. MIN. TYP. MAX.

A 1.2 0.047

A1 0.05 0.15 0.002 0.004 0.006

A2 0.8 1 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.012

c 0.09 0.20 0.004 0.0089

D 4.9 5 5.1 0.193 0.197 0.201

E 6.2 6.4 6.6 0.244 0.252 0.260

E1 4.3 4.4 4.48 0.169 0.173 0.176

e 0.65 BSC 0.0256 BSC

K0° 8°0° 8°

L 0.45 0.60 0.75 0.018 0.024 0.030

A2

A

A1

b

e

c

K

L

E

D

E1

PIN 1 IDENTIFICATION

10/11

1

0080337D

M74HC113

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may resultfrom
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authori zed for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco

The ST logo is a registered trademark of STMicroelectronics

 2001 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Singapore - Spain - Sweden - Switzerland - United Kingdom

http://w ww.st.com

11/11