The M52693SP is a semiconductor integrated circuit developed for
analog signal processing of a picture-in-picture system, consisting
of a sync separator, an ACC, a burst lock clock generator circuit,
an analog switch and a clamp circuit, etc. It is also available on
digital video signal systems other than the above.
FEATURES
Low power dissipation of supply voltage 5.0V and circuit current
32mA (Typ.)
Built-in 4fsc burst lock clock generator circuit required for digital
video signal processing
Small picture chroma level following main picture burst level
Main picture pedestal level matching small picture pedestal level
Built-in reference voltage source for A/D converter
APPLICATION
TV, VCR
RECOMMENDED OPERATING CONDITION
Supply voltage range......................................................4.7 to 5.3V
ABSOLUTE MAXIMUM RATINGS (Ta=25°C, unless otherwise noted)
SymbolParameterRatingsUnit
VCCSupply voltage6.0V
PdPower dissipation1265mW
ToprOperating temperature-20 to +75
TstgStorage temperatare-40 to +125
MITSUBISHI ICs (AV COMMON)
M52693SP
BURST LOCK CLOCK GENERATOR
°C
°C
Page 3
MITSUBISHI ICs (AV COMMON)
M52693SP
BURST LOCK CLOCK GENERATOR
Page 4
MITSUBISHI ICs (AV COMMON)
M52693SP
BURST LOCK CLOCK GENERATOR
Page 5
MITSUBISHI ICs (AV COMMON)
M52693SP
BURST LOCK CLOCK GENERATOR
Page 6
(Pin 16 )
(PG 1 )
ELECTRICAL CHARACTERISTICS TEST METHOD
VSOH, VSOL, tH and tPDH
30181420151518182020141430303018301820201
VR
VR=VRH-VRL
SYNC IN
tPDH
MITSUBISHI ICs (AV COMMON)
M52693SP
BURST LOCK CLOCK GENERATOR
SYNC OUT
GND
tH
VSOH
Sync-in
Measure tH and tPDH when the input amplitude of pin is 0.1VP-P.
Make sure that tH and tPDH are within the allowable range. When
the input amplitude of pin is 0.6VP-P, make sure that tH and tPDH
are within the allowable range.
Vsub and ∆VSRB
Measure pin DC output voltage in correspondence to the "H"
and "L" states of pin .
CTsub, Cmain, and CTPIP
Measure crosstalk under the following input conditions:
CTsub
CTmain
CTPIP
Prameter
CTsub 1
Ctsub 2
CTmain 1
CTmain 2
CTPIP 1
CTPIP 2
Input signal
Sine wave
Amplitude
0.3VP-P
Frequency
3.58MHz
VSOL
If the voltage which appears at pin when pin is "H" is taken
as Vsub1, and the voltage which appears at pin when pin is
"L" is taken as Vsub2, the clamp offset is given by the following
expression:
DVSRB = (Vsub1 - V27), (Vsub2 - V27)
Gsub
Measure pin gain in correspondence to the "H" and "L" states of
pin .
Measure pin frequency characteristics in correspondence to the
"H" and "L" states of pin . Condition: ≤-3dB
Vmain
Measure pin DC output voltage in correspondence to the "H"
and "L" states of pin .
Gmain
Measure pin gain in correspondence to the "H" and "L" states of
pin .
fBWmain
Measure pin frequency characteristics in correspondence to the
"H" and "L" states of pin . Condition: ≤-3dB
∆VPIP
If the voltage which appears at pin when pin is "H" is taken
as Vpip1, and the voltage which appears at pin 1 when pin is
"L" is taken as Vpip2, ∆VPIP is given by the following expression:
∆VPIP = Vpip1 - VPIP , Vpip2 - VPIP
Page 7
MITSUBISHI ICs (AV COMMON)
1
V4fSCL
191919
19
1919131313
12120120
23
Apply 5.0V to pin . Define as VOS1 the amplitude which appears
at pin a when pin is "H", and as VOM1 the amplitude which
appears when pin is "L". Then apply 0V to pin . Define as
VOS2 the amplitude which appears at pin when pin is "H",
and as VOM2 the amplitude which appears at pin when "L".
CTPIPS is given under the above conditions by the equation given
below.
CTPIPS=20log (VOMI/VOSI), 201log (VOM2/VOS2)
VCAtyp, VCAmax, VCAmin, Gmax, Lvca
20 log {(amplitude of pin 23)/SG5}
V4fSCH, L; VfSCH, L; 4fsc; fsc
Make sure that the input signal at pin is synchronous with the
output signal at pin .
120117171171920
13
V4fSCH
VfSCL
VfSCH
M52693SP
BURST LOCK CLOCK GENERATOR
GPIPSC
Pin = 2.185V V1 = Amplitude of pin V23 = Amplitude of pin
GPIPSC = 20 log (V1/V23)
GPIP
Measure pin gain in correspondence to the "H" and "L" states of
pin .
fBWPIP
Measure pin frequency characteristics in correspondence to the
"H" and "L" states of pin . Condition: ≤-3dB
fBWPIPS
Condition: ≤-3dB
4fSC
PIN
19
GND
CTPIPS
PIN
21
GND
fcp (+)
1) Raise the frequency of SG8 input signal so that the signal is
synchronous with pin output signal.
2) Lower the SG8 frequency.
3) Measure the SG8 frequency (f1) when the SG8 input signal is
synchronous with the pin output signal.
4) fcp(+) = f1 - fc (fc = 3.579545MHz)
fcp (-)
1) Lower the frequency of SG8 input signal so that the signal is
synchronous with pin output signal.
2) Raise the SG8 frequency.
3) Measure the SG8 frequency (f2) when the SG8 input signal is
synchronous with the pin output signal.
4) fcp(-) = f2 - fc (fc = 3.579545MHz)
fSC
C-IN
Make sure that the pin input signal is synchronous with the pin
output signal when the input amplitude of pin is 0.20VP-P.
Then make sure that the pin input signal is synchronous with the
pin output signal when the input amplitude is 0.01VP-P.
Page 8
− − −
− − −
− − −
VOL
− − −
INPUT SIGNAL
SG No.
SG1
SG2
Input signal
NTSC system composite video signal (1VP-P)
Sine wave
Frequency: 3.58MHz
Amplitude : 0.1VP-P
MITSUBISHI ICs (AV COMMON)
M52693SP
BURST LOCK CLOCK GENERATOR
Remarks
− − −
SG2'
SG2''
SG3
SG4
SG5
SG6
Sine wave
Frequency: 3.58MHz
Amplitude : 0.2VP-P
Sine wave
Frequency: 3.58MHz
Amplitude : 0.01VP-P
Sine wave
Frequency: 3.58MHz
Amplitude : 0.3VP-P
C-Sync + sine wave
C-Sync
Frequency: 15.734kHz
Amplitude : 0.285VP-P
Sine wave
Frequency: 1/10MHz
Amplitude : 0.715VP-P