L1
çðì
ì
лкйизже
äìí
ìì
ì
лмкмйми
/;7çíí %ORFN 'LDJUDP
CLKI
SEL
HFO
CLKO
Analog
Phase-Locked
Loop
Feedback
Divider
Frequency
Converter
Output Divider
Frame Sync
Generator
FSO
FSI
/;3çíí$ñ /;3çíë DQG /;3çíé
/RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
'$7$ 6+((7
$35,/ ìääç
5HYLVLRQ íïí
*HQHUDO 'HVFULSWLRQ
7KH /;3знн$с /;3знл DQG /;3знй &ORFN $GDSWHUV
х&/$'Vф LQFRUSRUDWH /HYHO 2QH©V SDWHQWHG IUHTXHQF\ FRQр
YHUVLRQ FLUFXLWU\п 7KH /;3знн$ DQG /;3знл FRQYHUW D
мпийй 0+] LQSXW FORFN WR D лпнйе 0+] RXWSXW FORFNс RU
YLFH YHUVDп 7KH /;3знй FRQYHUWV EHWZHHQ мпийй 0+] DQG
йпндз 0+]п (DFK &/$' SURGXFHV WZR GLIIHUHQW KLJK IUHр
TXHQF\ RXWSXW х+)2ф FORFNV IRU DSSOLFDWLRQV ZKLFK UHTXLUH
D KLJKHUрWKDQрEDXG UDWH EDFNSODQH RU V\VWHP FORFNп
/HYHO 2QH©V SDWHQWHG ORFNLQJ PHWKRG HQDEOHV WKH &/$' WR
SHUIRUP IUHTXHQF\ FRQYHUVLRQ ZLWK QR H[WHUQDO FRPSRð
QHQWVñ ZKLOH JHQHUDWLQJ YHU\ OLWWOH MLWWHU RQ WKH RXWSXW FORFNï
7KH FRQYHUVLRQ LV GLJLWDOO\ FRQWUROOHG VR WKH RXWSXW FORFN
õ&/.2ô LV DV DFFXUDWH DV WKH LQSXW FORFN õ&/.,ôñ DQG WKH
WZR FORFNV DUH IUHTXHQF\ðORFNHG WRJHWKHUï :KHQ DQ LQSXW
IUDPH V\QF SXOVH õ)6,ô LV SURYLGHGñ WKH &/$' DOVR SKDVHð
ORFNV &/., DQG &/.2 WRJHWKHUñ DQG ORFNV WKH RXWSXW
IUDPH V\QF SXOVH õFSO
ôWRçííï
)UHTXHQF\ &RQYHUVLRQ
)HDWXUHV
‡ *HQHUDWHV D мпийй 0+] FORFN DQG LWV IUDPH V\QF IURP D
лпнйе 0+] RU йпндз 0+] FORFN DQG LWV IUDPH V\QFс RU
YLFH YHUVD
‡ /RZ RXWSXW MLWWHU PHHWV $7ч7 3XEOLFDWLRQ злймм IRU
мпийй 0+]с DQG ,78 5HFRPPHQGDWLRQ *пелк IRU лпнйе
0+]
‡ 'LJLWDO FRQWURO RI IUHTXHQF\ FRQYHUVLRQ SURFHVV
‡ 1R H[WHUQDO FRPSRQHQWV
‡ $YDLODEOH LQ åðSLQ SODVWLF ',3
‡ 3LQðVHOHFWDEOH RSHUDWLRQ PRGH
‡ $GYDQFHG &026 GHYLFH UHTXLUHV RQO\ D VLQJOH òè 9
SRZHU VXSSO\
$SSOLFDWLRQV
‡ ,QWHUQDO WLPLQJ V\VWHP IRU &KDQQHO %DQNVñ 'LJLWDO
/RRS &DUULHUVñ 0XOWLSOH[HUVñ ,QWHUQDO 7LPLQJ *HQHUDð
WRUVñ3%;ñHWFï
‡ &RQYHUVLRQ EHWZHHQ лпнйе 0+] RU йпндз 0+] EDFNр
SODQH UDWHV DQG мпийй 0+] 7м FORFN UDWH
‡ &RQYHUVLRQ EHWZHHQ 1RUWK $PHULFDQ DQG ,QWHUQDWLRQð
DO VWDQGDUGV õ7ìî(ì &RQYHUWHUô
&/$' &/., &/.2 +)2
/;3çíí$ мпийй
лпнйе
лпнйе
мпийй
зпмйй
зпмже
/;3çíë мпийй
лпнйе
лпнйе
мпийй
епмдл
зпмжз
/;3çíé мпийй
йпндз
йпндз
мпийй
епмдл
зпмжз
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
çðë
L1
)LJXUH ìã /;7çíí 3LQ $VVLJQPHQWV
7DEOH ìã 3LQ 'HVFULSWLRQV
3LQ ú 6\P ,î2 'HVFULSWLRQ
ì )62 2
Frame Sync Output. Frame synchronization output at 8 kHz. FSO
is synced to CLKO
and to FSI
(if FSI is provided).
ë+)22
High Frequency Outputï HFO is used to derive CLKO. HFO can also clock external
devices. HFO is always a multiple of CLKO (CLKO x2, x3, or x4).
Actual frequencies are determined by device, CLKI and CLKO frequencies and Mode
Select (SEL) input, as listed in Table 2.
ê&/.,,
Clock Inputï Input clock (1.544, 2.048 or 4.096 MHz) to be converted.
é&/.22
Clock Outputï Output clock (1.544, 2.048 or 4.096 MHz) derived from CLKI.
è *1' ¤
Groundï
ç6(/,
Mode Select. controls frequency conversion as listed in Table 2.
When SEL = High, higher frequency CLKI (2.048 for LXP600A and LXP602, or 4.096
MHz for LXP604) is converted to 1.544 MHz CLKO.
When SEL = Low, 1.544 MHz CLKI is converted to higher frequency CLKO (2.048 for
LXP600A and LXP602, or 4.096 MHz for LXP604).
æ
FSI
,
Frame Sync Inputï 8 kHz frame synchronization pulse. Tie High or Low if not used.
å9&&¤
Power Supplyï +5 V power supply input.
FSO
+)2
&/.,
&/.2
å
æ
ç
è
ì
ë
ê
é
9&&
FSI
6(/
*1'
/;3çíí$1(ñ
/;3çíë1(ñ
/;3çíé1(
çðê
)XQFWLRQDO 'HVFULSWLRQ
L1
)81&7,21$/ '(6&5,37,21
7KH &/$'V FRQYHUW DQ LQSXW FORFN õ&/.,ô DW D SDUWLFXODU
IUHTXHQF\ WR DQ RXWSXW FORFN õ&/.2ô DW D GLIIHUHQW IUHð
TXHQF\ï 7KH\ DOVR SURGXFH D IUDPH V\QF RXWSXW õ
FSO
ôDQG
D KLJK IUHTXHQF\ RXWSXW õ+)2ô FORFNï 7KH +)2 LV D PXOð
WLSOH õë[ñ ê[ñ RU é[ô RI &/.2ï 7KH +)2 DQG &/.,î&/.2
FRQYHUVLRQ IUHTXHQFLHV DUH GLIIHUHQW IRU HDFK GHYLFHñ DQG
FRQWUROOHG E\ WKH 0RGH 6HOHFW LQSXW DV OLVWHG LQ 7DEOH ëï
7KH /;3знн$ DQG /;3знл FRQYHUW EHWZHHQ мпийй 0+]
DQG лпнйе 0+]п :KHQ FRQYHUWLQJ IURP лпнйе 0+] WR
мпийй 0+]с ERWK &/$'V SURGXFH D зпмжз 0+] +)2п
+RZHYHUс ZKHQ FRQYHUWLQJ IURP мпийй 0+] WR лпнйе
0+]с WKH /;3знн$ SURGXFHV D зпмйй 0+] +)2 DQG WKH
/;3знл SURGXFHV DQ епмдл 0+] +)2п
7KH /;3знй FRQYHUWV EHWZHHQ мпийй 0+] DQG йпндз
0+]п :KHQ FRQYHUWLQJ IURP йпндз WR мпийй 0+] WKH
/;3знй +)2 LV зпмжзп :KHQ FRQYHUWLQJ IURP мпийй 0+]
WR йпндз 0+]с WKH /;3знй SURGXFHV DQ епмдл 0+] +)2п
0RGH 6HOHFW
7KH 0RGH 6HOHFW õ6(/ô LQSXW FRQWUROV ZKHWKHU WKH GHYLFH
FRQYHUWV WR D KLJKHU RU ORZHU IUHTXHQF\ DV GHVFULEHG EHORZã
‡ лпнйе RU йпндз WR мпийй 0+]
г 7R SURGXFH D
мпийй 0+] RXWSXW FORFN IURP D лпнйе 0+] RU
йпндз 0+] LQSXW FORFNс 6(/ PXVW EH VHW +LJKп ,Q WKLV
PRGH +)2 зпмжз 0+] IRU DOO &/$'Vп
‡ мпийй WR лпнйе 0+] RU йпндз 0+]
г7RSURGXFHD
лпнйе 0+] RU йпндз 0+] RXWSXW FORFN IURP D мпийй
0+] LQSXW FORFNс 6(/ PXVW EH VHW /RZп ,Q WKLV PRGH
WKH /;3знн$ +)2 зпмйй 0+]с DQG WKH /;3знл
DQG/;3знй+)2 епмдл0+]п
,Q ERWK IUHTXHQF\ PRGHVñ &/.2 LV IUHTXHQF\ðORFNHG WR
&/.,ï :KHQ
FSI
LV DSSOLHGñ &/.2 DQG &/., DUH DOVR
SKDVHð ORFNHG ZLWK
FSO
DQG
FSI
V\QFKURQL]HGï 5HIHU WR
7HVW 6SHFLILFDWLRQV IRU GHWDLOHG WLPLQJï
:KHQ
FSI
LV ILUVW DVVHUWHGñ WKH &/., DQG &/.2 ULVLQJ
HGJHV ZLOO EH DOLJQHG ZLWKLQ D PD[LPXP RI èíí PVï
,I
FSI
LV QRW SURYLGHGñ SLQ æ VKRXOG EH WLHG +LJK RU /RZï
&/.2 DQG
FSO
DUH VWLOO JHQHUDWHG ZLWK WKH &/.2 IUHð
TXHQF\ðORFNHG WR &/.,ï
2XWSXW -LWWHU
лпнйе 0+] RU йпндз 0+] WR мпийй
0+]
,Q WKLV PRGH RI RSHUDWLRQс WKH &/$'V PHHW WKH RXWSXW MLWWHU
UHTXLUHPHQWV RI $7ч7 3XEOLFDWLRQ злйммп :KHQ WKHUH LV
QR MLWWHU RQ LQSXW FORFN &/.,с WKH PD[LPXP MLWWHU RQ
&/.2 LV нпнлн 8, SS ZLWK QR EDQGOLPLWLQJс нпнмн 8, SS
RYHU WKH UDQJH RI мн +] WR йн N+]с DQG нпнмл 8, SS LQ WKH
е р йн N+] EDQGп
мпийй 0+] WR лпнйе 0+] RU йпндз
0+]
,Q WKLV PRGH RI RSHUDWLRQс WKH &/$'V PHHW WKH RXWSXW MLWWHU
UHTXLUHPHQWV RI &&,77 5HFRPPHQGDWLRQ *пелкп :KHQ
WKHUH LV QR MLWWHU RQ LQSXW FORFN &/.,с WKH PD[LPXP MLWWHU
RQ &/.2 LV нпнки 8, SS RYHU WKH UDQJH RI лн +] WR
мнн N+]с DQG нпнли 8, SS LQ WKH ме р мнн N+] EDQGп
-LWWHU 7UDQVIHU
7KH &/$'V DUH VHQVLWLYH WR MLWWHU RQ WKH LQSXW FORFN LQ FHUр
WDLQ IUHTXHQF\ EDQGVп 7KH MLWWHU WUDQVIHU FXUYH LV GHWHUр
PLQHG E\ WKH IUHTXHQF\ DQG DPSOLWXGH RI WKH LQSXW MLWWHUп
7HVW 6SHFLILFDWLRQ )LJXUHV й DQG и VKRZ QRPLQDO MLWWHU
WUDQVIHU PHDVXUHG LQ QDQRVHFRQGVп 7KHVH ILJXUHV JUDSK
RXWSXW MLWWHU хOHVV LQWULQVLF MLWWHUф GLYLGHG E\ LQSXW MLWWHU
хнпли 8,фп -LWWHU WUDQVIHU IURP D лпнйе 0+] &/., WR D
мпийй 0+] &/.2 LV VKRZQ LQ )LJXUH йп ,Q WKLV PRGHс MLWWHU
LQ WKH FULWLFDO е N+] EDQG LV VOLJKWO\ DWWHQXDWHG ZKLOH MLWWHU
LQ WKH ме р жн N+] EDQG LV WUDQVIHUUHG ZLWK D VPDOO QHW JDLQп
-LWWHU WUDQVIHU IURP D мпийй 0+] &/., WR D лпнйе 0+]
&/.2 LV VKRZQ LQ )LJXUH ип ,Q ERWK PRGHVс ZLWK DQ LQSXW
MLWWHU OHYHO RI нпли 8,с MLWWHU WUDQVIHU LV KHOG EHORZ D QHW JDLQ
RI мпммнп
õ-LWWHU WUDQVIHU YDULHV ZLWK LQSXW MLWWHUï 3HUIRUPDQFH LQ D
VSHFLILF DSSOLFDWLRQ VKRXOG EH YHULILHG LQ WKH DFWXDO FLUð
FXLWïô
7DEOH ëã &/$' )UHTXHQF\ &RQYHUVLRQV
&/$' &/., &/.2 +)2 6(/
/;3çíí$ мпийй
лпнйе
лпнйе
мпийй
зпмйй
зпмже
í
ì
/;3çíë мпийй
лпнйе
лпнйе
мпийй
епмдл
зпмжз
í
ì
/;3çíé мпийй
йпндз
йпндз
мпийй
епмдл
зпмжз
í
ì
çðé
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
L1
$33/,&$7,21 ,1)250$7,21
3RZHUðXS
Standard CMOS device precautions apply to the CLAD.
Inputs must be applied either simultaneously with or after
the power supply VCC. CLAD input signals include
CLKI, FSI
and SEL. 7KH &/$' LQWHUQDO FLUFXLWU\ WDNHV D
PD[LPXP RI ëíí PV WR VWDELOL]Hï 7KHUH LV DQ DGGLWLRQDO
GHOD\ RI èíí PV PD[LPXP IRU &/.2 WR EH SKDVHðORFNHG WR
WKH LQFRPLQJ FORFN &/., GXULQJ IUDPH V\QFKURQL]DWLRQ
)6,ï
)LJXUH ëã
Typical TP to Coax Adapter Application Circuit
åN+]
åN+]
зпмжз 0+]
лпнйе RU
йпндз 0+]
7Rî)URP
6\VWHP
%DFNSODQH
)URP )6, *HQHUDWRU &LUFXLW
õ6HH )LJXUH êô
*1'
9&&
6(/
&/.2
)6,
)62
+)2
&/.,
/;3çí[
&/$'
íïì
µ
)
òè9
мпийй 0+]
7&/.
7326
71(*
51(*
5326
5&/.
7ì î (6)
)5$0(5
&/.,
9&&
*1'
6(/
&/.2
+)2
)62
)6,
/;3çí[
&/$'
лпнйе RU
йпндз 0+]
åN+]
åN+]
зпмйй RU
епмдл 0+]
7Rî)URP
6\VWHP
%DFNSODQH
)URP )6,
*HQHUDWRU
&LUFXLW
õ6HH )LJXUH êô
мпийй
0+]
íïì
µ
)
òè9
7&/.
7326
71(*
51(*
5326
5&/.
/;7êíé$
75$16&(,9(5
%$&.3/$1(
$SSOLFDWLRQ ,QIRUPDWLRQ
çðè
L1
3RZHU 6XSSO\ 'HFRXSOLQJ DQG
)LOWHULQJ
7KH &/$'V DUH GHVLJQHG WR PHHW $7ч7 3XEOLFDWLRQ
злймм VSHFLILFDWLRQV IRU MLWWHU LQ WKH UDQJH IURP мн +] WR
мнн N+]п 3URSHU SRZHU VXSSO\ GHFRXSOLQJ LV FULWLFDO IRU
PHHWLQJ WKHVH VSHFLILFDWLRQVп $V VKRZQ LQ )LJXUH лс D W\Sр
LFDO DSSOLFDWLRQ ZLWK D SDLU RI &/$'V IRU EDFNSODQH IUHр
TXHQF\ FRQYHUVLRQс D VWDQGDUG нпм “) E\SDVV FDSDFLWRU LV
UHFRPPHQGHGп
7KH &/$'V DUH PRQROLWKLF VLOLFRQ GHYLFHV ZKLFK LQFRUSRð
UDWH ERWK DQDORJ DQG GLJLWDO FLUFXLWVï &/$' DSSOLFDWLRQ FLUð
FXLW GHVLJQ PD\ UHTXLUH FORVHU DWWHQWLRQ WR SRZHU VXSSO\
ILOWHULQJ DQG E\SDVVLQJ WKDQ UHTXLUHG IRU VWULFWO\ GLJLWDO
GHYLFHVï
6ZLWFKLQJ SRZHU VXSSOLHV ZKLFK RSHUDWH EHORZ ìíí N+]
PD\ SURGXFH QRLVH VSLNHV ZKLFK FDQ DIIHFW WKH DQDORJ VHFð
WLRQV RI WKH &/$'ï 7KHVH VSLNHV VKRXOG EH ILOWHUHG ZLWK
DQ 5& QHWZRUN DW WKH &/$' 9&& SLQï
)UDPH 6\QF *HQHUDWLRQ
$ IUDPH V\QF SXOVH LV UHTXLUHG WR V\QFKURQL]H WKH LQSXW DQG
RXWSXW FORFNVп ,I D IUDPH V\QF SXOVH LV QRW SURYLGHG RQ WKH
EDFNSODQHс RQH FDQ EH JHQHUDWHG IURP WKH H[LVWLQJ лпнйе
0+] EDFNSODQH FORFNп $ W\SLFDO )6, JHQHUDWLRQ FLUFXLW LV
VKRZQ LQ )LJXUH кп
)LJXUH êã
Frame Sync (FSI) Generation Circuit
'ê
'ë
'ì
'í
&/.
7
3
4ê
4ë
4ì
4í
5LSSOH
&DUU\
LD CL
/6ìçê
%LQDU\ &WU
'ê
'ë
'ì
'í
&/.
7
3
4ê
4ë
4ì
4í
5LSSOH
&DUU\
LD CL
/6ìçê
%LQDU\ &WU
CL
PR
D
CLKQQ
LS74
System Frame
Sync Output
FSI
to CLAD
2.048 MHz
System
Clock
+5V
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
çðç
L1
7(67 63(&,),&$7,216
127(
7KH PLQLPXP DQG PD[LPXP YDOXHV LQ 7DEOHV ê WKURXJK å DQG )LJXUHV é WKURXJK ìì UHSUHVHQW WKH SHUIRUPDQFH VSHFLILFDð
WLRQV RI WKH /;7çíí DQG DUH JXDUDQWHHG E\ WHVWñ H[FHSW ZKHUH QRWHG E\ GHVLJQï
7DEOH êã $EVROXWH 0D[LPXP 9DOXHV
3DUDPHWHU 6\PERO 0LQ 0D[ 8QLWV
6XSSO\ YROWDJH 59òñ 79ò ðíïê æïí 9
9ROWDJHñ DQ\ ,î2 SLQ 9
,2
*1' ð íïê 9&& ò íïê 9
&XUUHQWñ DQ\ ,î2 SLQ
ì
,
,2
ðìí ìí P$
6WRUDJH WHPSHUDWXUH 7
67*
ðçè òìèí •&
3RZHU GLVVLSDWLRQ 3
'
¤êéíP:
&$87,21
([FHHGLQJ WKHVH YDOXHV PD\ FDXVH SHUPDQHQW GDPDJHï )XQFWLRQDO RSHUDWLRQ XQGHU WKHVH FRQGLWLRQV LV QRW LPSOLHGï
([SRVXUH WR PD[LPXP UDWLQJ FRQGLWLRQV IRU H[WHQGHG SHULRGV PD\ DIIHFW GHYLFH UHOLDELOLW\ï
1. Transient currents of up to 100 mA will not cause SCR latch-up.
7DEOH éã 5HFRPPHQGHG 2SHUDWLQJ &RQGLWLRQV
3DUDPHWHU 6\PERO 0LQ 7\S 0D[ 8QLWV 7HVW &RQGLWLRQV
6XSSO\ YROWDJH
ì
9
&&
éïæè èïí èïëè 9
6XSSO\ FXUUHQW ,
&&
¤ ¤ å P$ 1R 77/ ORDGLQJ
,
&&
¤ ¤ ìé P$ )XOO 77/ ORDGLQJ
2SHUDWLQJ WHPSHUDWXUH 7
23
ðéí ¤ åè •&
ìï 9ROWDJHV ZLWK UHVSHFW WR JURXQG XQOHVV RWKHUZLVH VSHFLILHGï
7DEOH èã 'LJLWDO (OHFWULFDO &KDUDFWHULVWLFV
õ2YHU 5HFRPPHQGHG 5DQJHô
3DUDPHWHU 6\P 0LQ 0D[ 8QLWV
,QSXW /RZ YROWDJH 9
,/
¤íïå9
,QSXW +LJK YROWDJH 9
,+
ëïí ¤ 9
2XWSXW /RZ YROWDJH õ,
2/
òìïç P$ô 9
2/
¤íïé9
2XWSXW /RZ YROWDJH õ,
2/
áò
ìí“
$ô 9
2/
¤íïë9
2XWSXW +LJK YROWDJH õ,
2+
ðíïé P$ô 9
2+
ëïé ¤ 9
2XWSXW +LJK YROWDJH õ,
2+
áð
ìí“
$ô 9
2+
éïè ¤ 9
,QSXW OHDNDJH FXUUHQW ,
//
ðìí ìí “
$
çðæ
7HVW 6SHFLILFDWLRQV
L1
)LJXUH éã
Nominal Jitter Transfer - 2.048 MHz CLKI to 1.544 MHz CLKO (Input Jitter = 0.25 UI)
)LJXUH èã
Nominal Jitter T ransfer - 1.544 MHz CLKI to 2.048 MHz CLKO (Input Jitter = 0.25 UI)
7DEOH çã 2XWSXW -LWWHU 6SHFLILFDWLRQV
3DUDPHWHU 6\P )UHTXHQF\ 6SHF
ì
7\Së0D[ 8QLWV 7HVW &RQGLWLRQV
2XWSXW -LWWHU RQ &/.2
7
-
ì
1R %DQGOLPLWLQJ нпнин нпнмн íïëí 8, SS &/., лпнйе RU йпндз 0+]
&/.2 мпийй 0+] ìí +] WR éí N+] нпнли нпнни нпнмн 8, SS -, í
õ$OO &/$'6ô å N+] WR éí N+] нпнли нпннз нпнмл 8, SS
FSI
DSSOLHG
2XWSXW -LWWHU RQ &/.2
&/.2 лпнйе 0K]
х/;3знн$ DQG знл RQO\ф
7
-
ë
ëí +] WR ìíí N+] мпинн
нпнли нпнки
UI pp
&/., мпийй 0+]с
-, í
FSI
DSSOLHG
ìå N+] WR ìíí N+]
нплнн нпнми нпнли 8, SS
1.Specifications from AT&T Publication 62411 and ITU R ecommendations G.823 (for 1.544 MHz and 2.048 MHz, respectively).
ëï 7\SLFDO YDOXHV DUH DW ëè ƒ& DQG DUH IRU GHVLJQ DLG RQO\â QRW JXDUDQWHHG DQG QRW VXEMHFW WR SURGXFWLRQ WHVWLQJï
0 20 kHz 40 kHz 60 kHz 80 kH
z
1.150
1.100
1.050
1.000
0.950
0.900
Net Gain
Jitter Frequency
ns
ns
0 20 kHz 40 kHz 60 kHz 80 kH
z
1.100
1.050
1.000
0.950
0.900
0.850
Net Gain
Jitter Frequency
1.150
ns
ns
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
çðå
L1
)LJXUH çã
Rise and Fall Times
7DEOH æã 7LPLQJ 9DOXHV
õVHH )LJXUH çô
3DUDPHWHU 6\P 0LQLPXP 0D[LPXP 8QLWV
&DSWXUH UDQJH RQ &/., ¤ ‘мнннн ¤ SSP
/RFN UDQJH RQ &/., ¤ ‘мнннн ¤ SSP
,QSXW FORFN GXW\ F\FOH ¤ êè çè ø
5LVHîIDOO WLPH RQ &/.,ñ FSI
7UI ¤ éí QV
5LVHîIDOO WLPH RQ &/.2ñ FSO
ñ+)2ZLWKDëèS)ORDG 7UI ¤ éí QV
7DEOH åã 7LPLQJ 9DOXHV
õVHH )LJXUHV æ WKURXJK ììô
3DUDPHWHU 6\P 0LQLPXP 7\S
ì
0D[LPXP 8QLWV
FSI
setup time from CLKI rising
7VXL éç ¤ ¤ ns
FSI
/CKLI hold time
7KL êí ¤ ¤ ns
FSI
pulse width (low)
7ZL æç ¤ 7&/.,
ë
ns
CLKO delay from CLKI
7G
&
ðìè í òìè ns
CLKO duty cycle
&GF éä ¤ èì %
FSO
delay from HFO
7G
)
ðè ¤ êí ns
FSO
pulse width (low)
7
:2
¤ ¤ 7&/.2
ê
ns
CLKO delay from HFO 7G
+
ðìè ¤ òìè ns
ìï 7\SLFDO ILJXUHV DUH DW ëè ƒ& DQG DUH IRU GHVLJQ DLG RQO\â QRW JXDUDQWHHG DQG QRW VXEMHFW WR SURGXFWLRQ WHVWLQJï
ëï 7&/., LV WKH SHULRG RI &/.,ï
êï 7&/.2 LV WKH SHULRG RI &/.2ï
7UI 7UI
9,+î92+
9,/î92/
çðä
7HVW 6SHFLILFDWLRQV
L1
)LJXUH æã
LXP600A and LXP602 High to Low Frequency Conversion Frame Sync Alignment)
)LJXUH åã
LXP604 High to Low Frequency Conversion Frame Sync Alignment)
7G+
7G)
7G&
7ZL
7VXL 7KL
&/.,
FSI
&/.2
FSO
+)2
хзпмжз 0+]ф
хмпийй 0+]ф
хлпнйе 0+]ф
7G+
7G)
7G&
7ZL
7VXL 7KL
&/.,
FSI
&/.2
FSO
+)2
хзпмжз 0+]ф
хмпийй 0+]ф
хйпндз 0+]ф
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
çðìí
L1
)LJXUH äã
LXP600A Low to High Frequency Conversion Frame Sync Alignment
)LJXUH ìíã
LXP602 Low to High Frequency Conver sion Frame Sync Alignment)
)LJXUH ììã
LXP604 Low to High Frequency Conver sion Frame Sync Alignment)
7G+
7G)
7G&
7ZL
7VXL 7KL
&/.,
FSI
&/.2
FSO
+)2
хзпмйй 0+]ф
хлпнйе 0+]ф
хмпийй 0+]ф
7ZR
7G+
7G)
7G&
7ZL
7VXL 7KL
7ZR
&/.,
FSI
&/.2
FSO
+)2
хепмдл 0+]ф
хлпнйе 0+]ф
хмпийй 0+]ф
7G+
7G)
7G&
7ZL
7VXL
7KL
&/.,
FSI
&/.2
FSO
+)2
хепмдл 0+]ф
хйпндз 0+]ф
хмпийй 0+]ф
7ZR
Loading...