Description
The W3020 is a highly integrated GSM transceiver
designed to operate in dual-band handsets or in
single-band handsets operating at 900, 1800, and
1900 MHz frequency bands (1900 MHz performance
is not verified in production). The IC architecture
allows the RF designer to provide solutions for three
different frequency bands with very few PCB changes,
thereby providing faster time to market and reduced
development time.
The W3020 RF transceiver and W3000 PLL have
been designed in conjunction with the SC1 (radio
interface and DSP) to provide a complete GSM
cellular solution. The W3020 interfaces to the W3000
UHF high-performance PLL IC. The W3020, in
combination with the W3000, provides the transmitter,
receiver, and frequency synthesizer. Adding a power
amplifier(s), filters, and VCO modules completes the
radio channel.
The baseband modulated signal is applied to the I/Q
double-balanced mixer in a differential manner. The
±45° phase-shifted local oscillator requires no trim to
achieve the required modulation spectral mask. Also,
I/Q input signals require no dc offset calibration to
achieve high phase accuracy signal. The IF signal
outputs from the I/Q mixers are summed and brought
out to an external filter that reduces the noise that
could be intermodulated into the receive band. This
signal is then applied to the low noise up-conversion
mixer and brought to the RF output.
The received signal is amplified through the low-noise
amplifier, which, combined with the preceding filter,
dominates the receiver sensitivity. The signal is then
passed through another external filter to attenuate the
image frequency to an acceptable level. The signal
passes through the RF down-conversion mixer to the
IF frequency. It is then filtered by an external surface
acoustic wave (SAW) filter to bring the in-band
blocking signals to an acceptable level. The signal is
amplified in the IF strip of the receiver. The IF strip
contains digital gain control (DGC) amplifiers at both
the IF and baseband frequencies and precision lowpass filters. This allows the signal to be amplified
while in-band blocking signals are removed. The
precision I/Q demodulator splits the signal into its inphase and quadrature signals. The I/Q signals are lowpass filtered and further amplified. The I/Q amplifier
contains integrated dc offset calibration circuitry. The
outputs (I/Q) are fed to the ADC for further signal
processing.
The second local oscillator (LO2), comprising a buffer
for the external voltage-controlled oscillator (VCO)
and a phase-locked loop (PLL), feeds the IF portions
of both the modulator and the receiver. An external
reference source, voltage-controlled crystal oscillator
(VCXO), is divided from 13 MHz to 1 MHz through a
counter. The 1 MHz is called the comparison
frequency. The VCO frequency of 540 MHz is also
divided down to 1 MHz. Both signals are fed into a
phase detector, and the resultant error signal is fed
through an external low-pass filter to the control input
of the VCO.
The RF receive and transmit mixers are driven by two
band-switchable external VCO modules and buffered
internally on the IC. The VCOs are both controlled by
a single W3000 PLL synthesizer and loop filter. Fast
band-locking is achieved using a proprietary scaling
technique integrated in the W3000 PLL.
4Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Description (continued)
Detailed Block Diagram
EEL2
DLNAI
EEL3
GLNAI
TIFIP
TIFIN
GNDS4
GNDP2
VDDP2
VDDC2
CP2
GNDC2
VDDL2
L2P
L2N
GNDL2
R1
V
GND
TOUT
59
CC
DD
V
58
V
CCM
RF
MIXERS
V
DMIP
57
CCB
MIN
56
V
CCB
GMIP
EER1
54
55
EEGND
V
GND
MODULATOR
TIPTQNTQPTIN
CCB
∑
DIV BY
2 OR 3
TIFOP
53
TIFON
52
V
CC
GND
RMON
51
EEL1
DLNAO
GNDL
GLNAO
TOV
60
61
62
63
64
V
LNA
B
1800
1
2
3
LNA
900
EEL[1:3]
EEL[1:3]
CC
BIAS
GND
s
B
4
TX MIXER
5
6
GND
V
s
CC
7
8
9
MUX
10
11
LO2
PLL
12
13
V
14
15
16
GND
LO2
CC
BUFFER
540 MHz
GSM
1800
GSM
900
G[0:6]
B
DD
V
CONTROL LOGIC/
ss
V
CC
GND
SERIAL BUS
GND
RMOP
50
DIV BY
2
LO2
LOCK
R249
DD
V
4 dB
21 dB
G3
16 dB
4 dB
G1
G5
G6
G2
8 dB
G4
32 dB
TEST
V
GND
s
V
GND
CC
48
GNDS3
RIP
47
RIN
46
45
RQP
RQN
44
43
42
41
40
39
38
37
36
35
34
33
VDDB
GNDB
TQN
TQP
TIN
TIP
VDDI
GNDI
IFIP
IFIN
TEST
CC
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
GNDS1
MCI
MCG
L1
DD
V
DL1P
DL1N
GNDL1
GL1P
GL1N
DD
V
SS
V
CLK
DAT
LAT
LD
GNDS2
Figure 2. IC Block Diagram with Pinout
Lucent Technologies Inc.5
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Pin InformationTable 1. Pin Assignment
PinSymbolTypePin Description
1 EEL2 Input* LNA Emitter Ground
2 DLNAI Input GSM1800/1900 Band LNA Signal Input
3 EEL3 Input* LNA Emitter Ground
4 GLNAI Input GSM900 Band LNA Signal Input
5 TIFIP Input TX IF Input to Mixer
6 TIFIN Input TX IF Input to Mixer
7 GNDS4 Ground Substrate Ground
8 GNDP2 Ground LO2 PLL Ground
9 VDDP2 Supply LO2 PLL Voltage Supply
10 VDDC2 Supply LO2 Charge Pump Supply
11 CP2 Output Charge Pump LO2 Output
12 GNDC2 Ground LO2 Charge Pump Ground
13 VDDL2 Supply LO2 Buffer Supply
14 L2P Input LO2 Positive Input (540 MHz)
15 L2N Input LO2 Negative Input (on-chip ac ground)
16 GNDL2 Ground LO2 Buffer Ground
17 GNDS1 Ground Substrate Ground
18 MCI Input Master Clock Input
19 MCG Input Master Clock Negative Input (ac ground)
20 VDDL1 Supply VDD Supply for LO1
21 DL1P Input GSM1800/1900 LO1 Positive Input
22 DL1N Input GSM1800/1900 LO1 Negative Input (on-chip ac ground)
23 GNDL1 Ground LO1 Ground
24 GL1P Input GSM900 LO1 Positive Input
25 GL1N Input GSM900 LO1 Negative Input (on-chip ac ground)
26 VDD Supply Voltage Supply for All Digital Circuits
27 VSS Ground Ground for All Digital Circuits
28 CLK Input Clock Input for Serial Bus
29 DAT Input Data Input for Serial Bus
30 LAT Input Latch Enable Input for Serial Bus
31 LD Output LO2 Synthesizer Lock Indicator Output
32 GNDS2 Ground Substrate Ground
*The emitters are considered critical inputs that need to be carefully grounded externally.
6Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Pin Information (continued)
Table 1. Pin Assignment (continued)
PinSymbolTypePin Description
33 Test Output Production Test Output
34 IFIN Input IF DGC Amplifier Input Negative
35 IFIP Input IF DGC Amplifier Input Positive
36 GNDI Ground Ground for IF Amplifier
37 VDDI Supply Voltage Supply IF Amplifier
38 TIP Input TX In-Phase Positive Input
39 TIN Input TX In-Phase Negative Input
40 TQP Input TX Quadrature Positive Input
41 TQN Input TX Quadrature Negative Input
42 GNDB Ground Baseband RX Ground
43 VDDB Supply Baseband RX VDD Supply
44 RQN Output RX Quadrature Phase Negative Output
45 RQP Output RX Quadrature Phase Positive Output
46 RIN Output RX In-Phase Negative Output
47 RIP Output RX In-Phase Positive Output
48 GNDS3 Ground Substrate Ground RF dc Supply
49 VDDR2 Supply RF RX/TX Voltage Supply
50 RMOP Output RX Mixer Output Positive
51 RMON Output RX Mixer Output Negative
52 TIFON Output TX IF Output from Modulator Negative
53 TIFOP Output TX IF Output from Modulator Positive
54 EER1 Input* RX Mixer Emitter Ground
55 GMIP Input GSM900 Mixer Input Positive
56 MIN Input RF Mixer Input Negative (ac ground)
57 DMIP Input GSM1800 Mixer Input Positive
58 VDDR1 Supply RF RX Voltage Supply
59 TOUT Output Transmit Mixer Output
60 TOV Output Transmit Mixer Output
61 GLNAO Output GSM Band LNA Output
62 GNDL Ground LNA Substrate Ground
63 DLNAO Output GSM1800 Band LNA Output
64 EEL1 Input* LNA Emitter Ground
*The emitters are considered critical inputs that need to be carefully grounded externally.
Lucent Technologies Inc.7
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Absolute Maximum Ratings
Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are
absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in
excess of those given in the operations sections of this data sheet. Exposure to maximum ratings for extended
periods can adversely affect device reliability.
ParameterSymbolMinMaxUnit
Ambient Operating Temperature TA –30 85 °C
Storage Temperature Tstg –65 150 °C
Lead Temperature (soldering, 10 s) — — 300 °C
Positive Supply Voltage VDD 0 4.5 V
Power Dissipation PD — 550 mW
ac Peak-to-Peak Input Voltage Vp-p 0 VDD V
Digital Voltages — 0 VDD V
ESD Precautions
Although protection circuitry has been designed into this device, proper precautions should be taken to avoid
exposure to electrostatic discharge (ESD) during handling and mounting. Lucent Technologies Microelectronics
Group employs a human-body model (HBM) and a charged-device model (CDM) for ESD-susceptibility testing
and design evaluation. ESD voltage thresholds are dependent on the circuit parameters used to define the
model. No industry-wide standard has been adopted for CDM. However, a standard HBM (resistance = 1500 Ω,
capacitance = 100 pF) is widely used and, therefore, can be used for comparison purposes. The HBM ESD
threshold presented here was obtained by using these circuit parameters:
ParameterMethodRatingUnit
ESD Threshold Voltage HBM 1500 V
ESD Threshold Voltage (corner pins) CDM 1000 V
ESD Threshold Voltage CDM 500 V
Operating Range
The device is fully functional within the following operation ranges. No claims of parametric performance are
stated within this range. For parametric performance, refer to the individual specifications and operating
conditions.
ParameterSymbolMinMaxUnit
Operating Temperature TA –30 85
Nominal Operating Voltage VDD 2.7 3.6 V
°C
8Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Digital Serial Inputs
ParameterSymbolMinMaxUnit
Logic High Voltage VIH 0.7 * VDD — V
Logic Low Voltage VIL — 0.3 * VDD V
Logic High Current (VIH = 3.0 V) |IIH| — 10
Logic Low Current (VIL = 0.0 V) |IIL| — 10
µAµA
Clock Input Frequency (VDD = 2.7 V) fCLK — 10 MHz
Digital Outputs
ParameterSymbolMinMaxUnit
Logic High Voltage VOH VDD – 0.4 — V
Logic Low Voltage VOL — 0.4 V
Logic High Current (VOH≥ VDD –
|IOH| 2 — mA
0.4)
Logic Low Current (VOL≤ 0.4 V)
|IOL| 2 — mA
Enable Time
VDD = 2.7 Vdc; TA = 25 °C ± 3 °C.
ParameterMinTypMaxUnit
Logic Powerup/down Time — — 4.0
µs
Supply Currents
VDD = 2.7 Vdc; TA = 25 °C ± 3 °C.
System ModeMinTypMaxUnit
Powerdown (VDD = 3.0
— 2 50
µA
Vdc)*
PLL RX Settling — 33 — mA
RX Mode (LNA = ON) — 68 — mA
RX Mode (LNA = OFF) — 64 — mA
PLL TX Settling — 33 — mA
TX Mode — 92 — mA
*This current does not include LO2 charge pump supply current. (See LO2 specification for details.)
Lucent Technologies Inc.9
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
LNA
The W3020 contains two on-chip LNAs, one to operate in the GSM900 band and one to operate in the
GSM1800/1900 bands. The GSM900 operation is combined with the GSM1800 band operation in a dual-band
terminal. Only one LNA operates at a time. The two on-chip LNAs with external matching networks are 50 Ω
single-ended input, single-ended output type. Switching between the LNAs is determined by the band bit B and
the gain control bit G0 in the TR register, as described in the Programming Information section.
Table 2. GSM900 LNA Performance
VDD = 2.7 Vdc; TA = 25 °C ± 3 °C.
ParameterMinTypMaxUnit
RF Input Band 925 — 960 MHz
Current Consumption (collector current) — 3.5 — mA
Noise Figure* — 2.0 — dB
Power Gain (942 MHz)* — 20 — dB
Input 1 dB Compression Level –20 –15 — dBm
Input Return Loss — 14 — dB
Off-state Gain — –51 — dB
* All gain and NF include matching losses. Not tested in production.Table 3. GSM1800/1900 LNA Performance
VDD = 2.7 Vdc; TA = 25 °C ± 3 °C.
ParameterMinTypMaxUnit
RF Input Band:
GSM1800 1805 — 1880 MHz
GSM1900 1930 — 1990 MHz
Current Consumption (collector current) — 3.5 — mA
Noise Figure* — 3.0 — dB
Power Gain (1842 MHz)* — 19 — dB
Input 1 dB Compression Level –20 –16.5 — dBm
Input Return Loss — 15 — dB
Off-state Gain — –38 — dB
* All gain and NF include matching losses. Not tested production.
10Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
RF Mixer
The W3020 contains two mixers: one for GSM900 band operation and one for GSM1800/1900 band operation.
The RF mixers are double-balanced mixers that can be used in various modes of operation. The ac-grounded
input (pin 56) requires grounding at both the RF and the IF frequencies. If grounding is not placed close to the
device, the RF performance will be compromised. At the output, the mixer is connected to a balanced IF SAW
filter.
Table 4. RF Performance: GSM900
VDD = 2.7 V; TA = 25 °C ± 3 °C. FIN = 942 MHz
ParameterMinTypMaxUnit
RF Input Band 925 — 960 MHz
Output IF Frequency — 270 — MHz
LO Frequency Range 1195 — 1230 MHz
Noise Figure (SSB) — 9 12 dB
Mixer Power Gain* 7 dB
I/P 1 dB Compression –10 –5 — dBm
IF/Baseband Amplifier
The IF amplifier is a balanced-input/balanced-output
type and is connected to a balanced SAW filter. It
consists of three gain stages: an IF amplifier and two
sections of baseband amplifiers. The gain can be
changed in steps of 32, 16, 8, and 4 dB. The baseband also contains a level-shifter stage to drive an
A/D converter directly. The level-shifter stage has 21
dB of gain that can be switched off. The specifications
below are for the two modes of operation.
The gain of the IF section is programmed via the
three-wire serial bus.
The IF amplifier contains the 32 dB amplifier stage
and has a gain of either 0 or 32 dB. The IF amplifier is
followed by a quadrature mixer with a fixed gain of
4 dB. The first baseband amplifier (G3, G2, G6) after
the low-pass filter and demodulator has gains
selectable between 0, 4, 8, 12, 16, 20, 24, and 28 dB.
Using the other gain steps, the IF and baseband gain
can be varied by 64 dB in 4 dB steps. The second
baseband amplifier (G5, G1) has gains selectable
between 0, 4, 21, and 25 dB. The 21 dB gain step in
the second baseband amplifier section is not tested
and should therefore not be used. Figure 3 is a
diagram of the gain steps.
gain accuracy is determined after calibration of the
32 dB amplifier.
ACTUAL
GAIN(dB)
ACTUAL GAIN
ACTUAL = REQUESTED
X
20 dB
Y
REQUESTED GAIN (dB)
Note:=Y,X relative gain accuracy.
Figure 4. Actual Gain vs. Requested Gain
The input impedance of the IF strip will vary slightly
when the 32 dB amplifier is switched between the ON
and OFF states. We recommend that the IF strip be
matched with the 32 dB amplifier in the ON state to
provide the best match to the SAW filter when the
input level is at a minimum. The input matching
network can match the IF input directly to the SAW
filter or to 50 Ω.
G4
32/0
*Not tested.
6
G3 G2 G6*G1G5*LPF1LPF2
16/0
8/0
4/0
21/0
4/0
Figure 3. IF Amplifier Gain Steps
The baseband amplifier section contains dc correction
circuitry that minimizes dc offsets at the I/Q outputs.
The low-pass filters in the baseband contain a selfcalibrating circuit for tuning of filter cut-off frequency.
The selectable gain settings are programmed via the
TR register as described in the Programming
Information section. Filter tuning and dc calibration
are also explained in that section.
To achieve the specified absolute gain accuracy, the
total gain should be calibrated at room temperature.
This would normally be part of the overall phone
calibration. Absolute gain accuracy measures the gain
change over a specified temperature range relative to
the room temperature measurement. In the GSM
system, this specification is dependent on all the RX
functional blocks and not solely on the IF strip. The
relative gain accuracy is a measure of the gain stage
accuracy over a 20 dB range (see Figure 4). Relative
A matching network to 50 Ω was chosen for the
evaluation board to allow for convenient laboratory
measurements. To keep the input impedance low and
minimize impedance variation between gain settings
of the IF stage, a resistor is shunt-connected between
the input terminals. The input network can then be
matched to the desired input impedance. (The
specified gain includes a resistor value of 500 Ω.) For
testing purposes, the input has been matched to 50 Ω,
and the gains of the IF/baseband amplifier are all
referred to a 50 Ω matched input impedance. The I/Q
outputs are terminated in high-impedance loads. The
gains are voltage gains and include the voltage gain in
the impedance transformation of the input matching
network. The network is illustrated in Figure 5.
W3020 G4 bit
IFIP PIN 35
INPUT
IMPEDANCE
50
Ω
1:1
Note: Balun is shown for testing purposes only.
R1
500
Ω
IFIN PIN 34
32/0
Figure 5. IF Strip Balanced Input Matching
Network
12Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Demodulator Gain — 4 — dB
Absolute Gain Accuracy
Relative Gain Step Accuracy
Noise Figure (matched to 50 Ω)
†
‡
§
O/P 1 dB Compression Point (0 dB gain
–2.0 — 2.0 dB
–1.0 — 1.0 dB
— 6.2 12 dB
— –1.5 — dBm(V)**
setting)
O/P 1 dB Compression Point (>16 dB
12 — — dBm(V)**
baseband gain setting)
Output Load Capacitance (differential)
Output Load Capacitance (single-end to
— — 10 pF
— — 10 pF
ground)
Output Load Resistance (differential)
Output Load Resistance (single-end to
20 — —
40 — —
kΩ
kΩ
ground)
IF Enable Time — — — µs
I/Q Common-mode Output Voltage 0.5 * VDDB – 0.15 0.5 * VDDB 0.5 * VDDB + 0.15 V
I/Q Output Current
I/Q Phase Accuracy
I/Q Amplitude Mismatch
I/Q Differential Offset Voltage
(corrected)
§,††
Offset Correction Decay Rate
§
§
§
IF Input Impedance (diffferential)
32 dB gain setting
0 dB gain setting
* 64 dB DGC setting. This voltage gain is measured from the input of the IF strip to either the I or Q channel output.
±50
— 3.5 — degrees
–1 ±0.1 1 dB
— 5 ±50 mV
— 2 — mV/s
—
—
— — µA
114 – j497
92 – j497
—
—
Ω
Ω
† The absolute accuracy refers to the total gain variation from the nominal condition over temperature (–30 °C to +85 °C) after gain calibration at
nominal temperature.
‡ The relative gain step accuracy is determined after the 32 dB gain stage has been calibrated at nominal temperature. The total gain step accuracy
at any of the possible gain conditions should not vary more than the specified amount within a 20 dB measurement window.
§ At 64 dB gain setting.** This is a voltage and specified in dBm as if the voltage were across a 50 Ω load.††Offset tested in coarse dc-correction mode only.
75 kHz — 0.4 — dB
100 kHz — 0.8 — dB
200 kHz — 4.7 — dB
400 kHz — 18 — dB
600 kHz — 28 — dB
800 kHz — 35 — dB
1.6 MHz — 53 — dB
3.0 MHz — 69 — dB
* After filter tuning. (See FilterTune and dc Offset Correction Tuning section.)
14Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Modulator
The modulator uses an indirect I/Q modulator architecture that is ideal for multiband operation. The IF
modulation improves EVM effects due to improved carrier feedthrough. The series transmit IF filters allow
improved wideband noise, which enables duplexer removal. The I/Q modulator requires no amplitude or phase
calibration to achieve high phase accuracy. The modulator can be altered between GSM900 transmit mode (TX
IF = 270 MHz) and GSM1800/1900 transmit mode (TX IF = 180 MHz) by the band bit setting in the TR register.
Table 8. Modulator Performance
VDD =2.7 V; TA = 25 °C ± 3 °C. IQ common mode = 1.6 V; input differential signal = 1.0 Vp-p.
ParameterMinTypMaxUnit
I/Q Signal Path Bandwidth — 450 — kHz
I/Q Input Resistance to Ground 25 — —
* From the programming latch going high to power available at RF output, Including TX IF filter group delay.† Including contributions from LO1, LO2, and modulator.
Lucent Technologies Inc.15
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Modulator (continued)
I
LO2
÷2
÷3
Q
Φ
REJECTION = 34 dB @ 20 MHz OFFSET
IL = 3 dB
LO1
OUTPUT
Figure 6. IF Filtering Requirements for Wideband Noise Performance
16Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
LO2 Specification
The W3020 contains an input buffer for an external VCO and a PLL for generation of a second LO signal at
540 MHz. The output of the buffer is fed to the receive and transmit circuits, where the signal is divided to the IF
frequency. The phase noise includes contributions from VCO buffers to the transmit and receive circuits.
Table 9. LO2 Performance
VDD =2.7 V; TA = 25 °C ± 3 °C.
ParameterMinTypMaxUnit
Charge Pump Supply (VDDC2) 2.7 2.85 3.0 V
Frequency — 540 — MHz
LO2 Input Level –6 –3 0 dBm
Clock Reference Frequency — 13.0 — MHz
Clock Input Level 0.4 1 — Vp-p
Reference Frequency (at phase detector) — 1.0 — MHz
Phase Accuracy (loop bandwidth 10 kHz) — 1.3 —
Phase Detector Gain (VDD = 2.85 V) — 200 —
Powerdown Charge Pump Supply Current (VDDC2) — — 1 mA
Phase Detector Voltage 0.5 1.3 VDDC2– 0.5 V
°rms
µA/cycle
Note: Reference sidebands determined by external loop filter components.
GSM1900 1660 — 1730 MHz
Input Power Level –6 –3 — dBm
Input Noise Figure — 8 10 dB
Lucent Technologies Inc.17
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Programming Information
The W3020 and W3000 transceiver mode (IC RX/TX) and the gain and band settings are programmed using a
standard three-wire bus (CLOCK, DATA, LATCH). The W3020 and W3000 registers are addressable so the two
ICs can share the same data, clock, and latch times. The LATCH line initiates download and execution of the
current DATA word.
TR REGISTER
CONFIG REGISTER
MAIN REGISTER
W3020
W3000
MAIN REGISTER
REF REGISTER
PARALLEL LATCHSERLE1
SERIAL SHIFT
SERIAL SHIFT
PARALLEL LATCH
ADDRESS
ADDRESS DECODER
A[0:2]
LAT
CLK
DAT
DAT
CLK
LAT
A[0:2]
DECODER
Figure 7. Diagram of W3020, W3000, and SC1 Interconnection
SC1
SERCK
SERDA
18Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Programming Information (continued)
Serial Bus Timing Information
DAT
LSB
CLK
MSB
CS
t
MSB – 1
CH
t
LAT
LAT
OR
L
t
L
V
t
CWL
t
CWH
t
Figure 8. Serial Bus Timing Diagram
Table 11. Serial Bus Timing Information
VDD = 2.7 V; TA = 25 °C ± 3 °C
SymbolParameterMinTypMaxUnit
TCS Data to Clock Setup Time 33 — — ns
TCH Data to Clock Hold Time 10 — — ns
TCWH Clock Pulse Width High 33 — — ns
TCWL Clock Pulse Width Low 33 — — ns
TLS Clock Falling Edge to Latch High Setup Time 0 — — ns
TLWH Latch Pulse Width 50 — — ns
TLL Latch to Clock Setup Time 33 — — ns
FCLK Clock Input Frequency — — 10 MHz
LS
t
LWH
t
Lucent Technologies Inc.19
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Programming Information (continued)
The Data Word
The W3020 and W3000 chips are addressed through the bit content of the 24-bit serial word. Some words for
time-critical interactions address both W3020 and W3000 at the same time, while some words for initialization
address W3020 and W3000 separately.
The W3020 gets all of its control information via a three-wire serial bus from the baseband IC. Serial data
transfers always consist of 24 bits: 3 bits of address to select one of five control registers, and up to 21 bits of
data. The data is shifted first into a shift register and then parallel-loaded into the proper control register after the
completion of the transfer when the latch enable signal goes high. The last bit is that which immediately precedes
a low-to-high latch input transition occurring while the CLOCK input is low. Bit 24 is loaded first, and bit 1 is
loaded last. The four control registers are defined as follows:
nTR: Transmit/receive register for W3020. Contains bits for setting various transmit and receive modes, setting
receive gain, etc. It is expected that this register would be written several times during a frame.
nCONFIG: Contains bits to control various options for dc offset correction, filter-tuning, lock detect, and
overload outputs, etc. It is expected that this register would be written once at initialization and then rarely
updated. Since it is not affected by the power-on reset circuit, a write to this register should be the first
operation performed when accessing the W3020 chip. Also, it is advisable never to update the configuration
register while a critical operation is in progress.
nMAIN: Main counter and prescaler values for W3000 chip. Used to set mode and band bit functions for the
W3020 while programming the W3000.
nREF: Reference counter values for W3000. Not relevant to W3020.
Table 12. Register Addressing
A2A1A0RegisterDevice
1 0 0 TR W3020
1 0 1 CONFIG W3020
1 1 0 RESERVED W3020
1 1 1 RESERVED W3020
0 X 0 M MAIN W3000
0 X 1 M REF W3000
Note: X indicates that the bit does not affect addressing for the given
combination of A2 and A0 that addresses the W3000. In the W3000, the
A1 bit is used for data content.
20Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Programming Information (continued)
TR Register
The TR register is the transmit/receive register for W3020. It contains bits for setting various transmit and
receive modes, setting receive gain, etc. It is expected that this register would be written several times during a
frame.
Last bit in serial sequenceFirst bit in serial sequence
24 A2 1 Address Bit
23 B 0 Band Select (See Table 14.)
22
21
20
MO3
MO2
MO1
— RX, TX, Synthesizer Mode (See Table 15.)
19 T6 0 Disable LO2 Circuitry in All Modes (See Table 16.)
18 T5 0 Disable LO1 Circuitry (W3000 excluded) (See Table 17.)
17 T4 0 RX IF Duty Cycle Corrector Disable (See Table 18.)
16 T3 0 GSM1800 TX IF LO Divide-by-3 Duty Cycle Corrector Disable (See
Table 19.)
15 FTR 1 LPF Tune Filter Request (See Table 20.)
14 DP 0 dc Precharge Only (See Table 21.)
13 DS 0 dc Correction Skip (See Table 22.)
12 T2 0 LO2 Divide by 2 or Divide-by-3 Select for TX IF (See Table 23.)
11 T1 0 TX IF LO Divide-by-6 Select (See Table 24.)
10 T0 0 TX IF Duty-Cycle Corrector Disable (See Table 25.)
9
8
7
6
5
4
G6
G5
G4
G3
G2
G1
— Digital Gain Control RX IF/IQ-Baseband (See Table 26.)
3 G0 1 Digital Gain Control LNA On/Off (See Table 26.)
2
1
A1
A0
0
Address Bits
0
Note: The TR register is reset to an all-zero state after the reset bit in the CONFIG register has been set high.
Lucent Technologies Inc.21
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Programming Information (continued)
TR Register (continued)
B: Band Select
When set low, the GSM900 transceiver circuits are
enabled and the GSM1800 transceiver circuits are
disabled. When set high, the GSM1800 transceiver
circuits are enabled and the GSM900 transceiver
circuits are disabled. The transceiver circuits that
change with the setting of the band bit B are the LNA,
the RF mixer, the receive UHF LO1 buffer, the
transmit UHF LO1 buffer, and the LO2 divider for the
modulator IF LO phase shifter circuit. The normal LO2
division factor for GSM900 is divide-by-2; for
GSM1800, the normal LO2 division factor is divide-by-
3. Note that bits T2 and T1 also affect the transmitter
LO2 division factor when set high (see Table 23 and
Table 24).
Table 14. B: Band Select
B
Function
Bit 23
0 GSM900 Path On
1 GSM1800/1900 Path On
Note: When programmed via the same three-wire bus as
the W3000, updating this bit in W3020 also
updates it in W3000, and vice versa.
MO[3:1]: Mode Control
The various system modes of the W3020 are set by
the mode control bits. These are active in both the TR
and MAIN registers. The W3000 will also power up
with the W3020 in any of the valid modes set by the
mode bits in the TR or MAIN registers. The mode bit
settings for each W3020 system mode are given in
Table 15. The corresponding typical supply current for
the IC in each mode is shown in the Supply Currents
table on page 9.
In sleep mode, both the W3020 and W3000 are
powered down, and the supply current is in the µA
range. The transmit PLL settling mode is used prior to
a transmit burst in order to power up and lock the LO1
and LO2 VCO/PLL synthesizers and the respective
RF and IF LO buffers connecting to the modulator
circuit. The LO2 divide-by circuits remain off during
this mode. Similarly, the receive PLL settling mode is
used prior to the receive dc calibration time slot and
subsequent receive burst in order to power up and
lock the LO1 and LO2 VCO/PLL synthesizers and the
respective RF and IF LO buffers connecting to the RF
mixer and IF strip. The RF mixer can be turned on in
this mode by setting the C9 (RF mixer on during
settling) bit high in the CONFIG register (see Table
30). The transmitter ON mode turns on all the same
circuits as the transmit PLL settling mode along with
the I/Q modulator and up-conversion mixer.
The receiver ON mode turns on all the same circuits
as the receive PLL settling mode along, with the LNA
(if enabled by the G0 bit—see Table 26), RF mixer,
and IF amplifiers and demodulator. When first going
into receive mode, a baseband LP filter tune is
performed, if requested, by setting the FTR (filter tune
request) bit high in the TR register and the C6 (filter
tune disable) bit low in the CONFIG register (see
Table 20 and Table 35, respectively, and the LowPass Filter Tuning section). Next, a dc offset
calibration cycle is performed if the DS (dc correction
skip) bit is low in the TR register and the C5 (dc
correction disable) bit is low in the CONFIG register
(see Table 22 and Table 36, respectively). The default
condition is that the LNA turns off during the dc
calibration if the C2 (LNA mode during dc calibration)
bit is low in the CONFIG register (see Table 37). The
other default condition is that the RF mixer LO1 buffer
turns off during the dc calibration if the C3 (RX LO1
buffer mode during dc calibration) bit is low in the
CONFIG register (see Table 38).
During this event, the transmit LO1 buffer will turn on
to act as a load stage for the UHF LO1 buffer. (For
additional information on the dc offset calibration, see
the dc Offset Correction Timing section.) After the dc
calibration cycle, all the receive circuits turn on as
mentioned above for the receive burst.
22Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Programming Information (continued)
TR Register (continued)
Table 15. MO[3:1]: Mode Control
MO3MO2MO1Function
Bit 22Bit 21Bit 20
0 0 0 Sleep: All Modules Powerdown
0 0 1 Reserved
0 1 0 Reserved
0 1 1 Reserved
1 0 0 TX PLL Settling Mode (LO1, LO2, TX LO1, and TX LO2 buffers on)
1 0 1 RX PLL Settling Mode (LO1, LO2, RX LO1, and RX LO2 buffers on)
1 1 0 TX ON (TX modulator and mixer, LO1, LO2, TX LO1, and TX LO2 buffers on)
1 1 1 RX ON (RX mixer; LNA, if enabled; IF amplifier; LO1; LO2; RX LO1; and RX LO2
buffers on)*
*If MO bits are set to 111 with the dc correction skip bit low, a dc offset calibration cycle is performed automatically.Table 16. T6: LO2 Disable
If this bit is set high, the 540 MHz LO2 input buffer
and LO2 PLL will be turned off. This bit will also
disable the 13 MHz clock buffer going to the
baseband amplifier correction circuits. This bit is
provided for testing purposes.
T6
Bit 19
0 LO2 Circuit Enabled
1 LO2 Circuit Disabled
Table 17. T5: LO1 Disable
The T5 bit disables the LO1 circuitry including the
UHF LO1 buffer and bias circuit. This bit is provided
for testing purposes.
T5
Bit 18
0 LO1 Circuitry Enabled
1 LO1 Circuitry Disabled
Function
Function
Table 18. T4: Receive IF Duty Cycle Corrector
Disable
When high, disables duty cycle correction circuit in
the LO2 divide-by-2 circuit for the receive IF
demodulator. This is provided for testing purposes.
This requests tuning operation of baseband low-pass
filter (see the Low-Pass Filter Tuning section for
details). If the filter tune is enabled in CONFIG
register, the FTR bit must be programmed high before
the first following receive mode is active. Filter tune
can only be done in a mode where LO2 is active, e.g.,
receive mode.
FTR
Bit 15
0 Use Default Tuning Value
1 Perform New Tuning
Table 21. DP: dc Precharge Only
When dc offset calibration is performed, only the
precharge portion is done. This reduces the amount of
time required for dc offset calibration, but gives higher
levels of dc offset. (See the dc Offset Calibration
section for details.)
DP
Bit 14
0 Standard dc Offset Correction Cycle
1 dc Precharge Cycle Only
Table 22. DS: dc Correction Skip
DS
Bit 13
0 Insert dc Correction Cycle (See Table
41.)
1 Skip dc Offset Calibration (with retained
dc correction setting)
Function
Function
Function
Table 23. T2: TX IF LO Division Select Switch
Reverses the LO2 frequency division factor in the
transmitter for both bands. This is provided for testing
purposes. This bit works with the band bit B as follows.
T2
Bit 12 BBit 23
0 0 Divide by 2 (270 MHz):
Normal GSM900 Division
0 1 Divide by 3 (180 MHz): Normal
GSM1800/1900 Division
1 0 Divide by 3 (180 MHz): Reversed
Band 0 Division
1 1 Divide by 2 (270 MHz): Reversed
Band 1 Division
Table 24. T1: TX IF LO Divide-by-6 Select
This bit will change the divide-by-3 circuit to a divide-
by-6 circuit. This bit is provided for testing purposes.
T1
Bit 11
0 Divide by 3 when 1/3 Path Is Active
1 Divide by 6 when 1/3 Path Is Active
Table 25. T0: TX IF Duty Cycle Corrector Disable
When high, disables duty cycle correction circuit into
the transmit IF phase splitter. This bit is provided for
testing purposes.
T0
Bit 10
0 TX IF LO Duty Cycle Corrector Enabled
1 TX IF LO Duty Cycle Corrector Disabled
Function
Function
Function
24Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Programming Information (continued)
TR Register (continued)
Table 26. G[0:6]: Digital Gain Control
Digital RX gain control with bits defined as follows:
G0:When high, enables GSM900 or GSM1800/1900 LNA according to which band is selected by band bit B.
(See Table 14.)
G4:IF gain: 0 = 0 dB, 1 = 32 dB.
G1:0 = add 0 dB to baseband gain, 1 = add 4 dB to baseband gain in second amplifier.
G2:0 = add 0 dB to baseband gain, 1 = add 8 dB to baseband gain in first amplifier.
G3:0 = add 0 dB to baseband gain, 1 = add 16 dB to baseband gain in first amplifier.
G5:0 = add 0 dB to baseband gain, 1 = add 21 dB to baseband gain in second amplifier.
G6: 0 = add 0 dB to baseband gain, 1 = add 4 dB to baseband gain in first amplifier.
The nominal demodulator mixer conversion gain is 4 dB; hence, total gain is always 4 dB higher than the DGC setting.
Voltage gain is differential assuming input matching network to 50 Ω source impedance. (See Table 6.)
Programming Information (continued)
CONFIG Register
The CONFIG register contains bits to control various options for dc offset correction, filter-tuning, lock detect,
and overload outputs, etc. It is expected that this register would be written once at initialization and then rarely
updated. Since it is not affected by the power-on reset circuit, a write to this register should be the first operation
performed when accessing the W3020 chip. Also, it is advisable never to update the configuration register while
a critical operation is in progress.
Last bit in serial sequenceFirst bit in serial sequence
Bit No.1234567891011 1213141516 171819202122 2324
Table 27. CONFIG Register
A0=1 A1=0 RS DT0 DT1 DT2 C1 C2 C3 C4 C5 C6 C7 LD2 C8 VO C9 OLD C10 F1 F2 F3 F4 A2=1
Bit
Bit No.BitSC1 Standard
Setting
24 A2 1 Address Bit 2
23
22
21
20
19 C10 1 Enable of LO2 PLL (See Table 28.)
18 OLD 0 Disable of Overload Pin Output Signal, When High (See Table 29.)
17 C9 0 Force RF Mixer On When RX LO1 Buffer Is On, When High (See
16 VO 1 Reserved; Always High (See Table 31.)
15 C8 0 LO2 Charge Pump Output Off (high impedance), When High (See
14 LD2 1 Enable LO2 Lock Detect Output, When High (See Table 33.)
13 C7 0 Select dc Offset Correction/Fine Tune, When High (See Table 34.)
12 C6 0 Disable LP Filter Bandwidth Tune and Use Default Value, When High
11 C5 0 Disable dc Offset Correction and Use Default Setting, When High (See
10 C4 1 High Bandwidth Setting of Baseband Path, When High (See Table 37.)
9 C3 0 RX LO1 Buffer On During dc Calibration When High (See Table 38.)
8 C2 0 LNA On During dc Calibration, When High (See Table 39.)
7 C1 1 LO2 Phase Detector Polarity, Positive Slope, When High (See
6
5
4
3 RS 1* Resets Bit Content in Other Registers, When High (See Table 42.)
2 A1 0 Address Bit 1
1 A0 1 Address Bit 0
* It is recommended that a reset be programmed after power-on. Reset does not affect the content of the CONFIG register.
F4
F3
F2
F1
DT[2]
DT[1]
DT[0]
0
0
0
0
0
1
1
Reserved
Table 30.)
Table 32.)
(See Table 35.)
Table 36.)
Table 40.)
dc Offset Correction Time (See Table 41.)
Function
26Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
When low, disables counters, phase detector, and charge pump of the LO2 PLL. This mode is provided for
applications utilizing an external programmable IF PLL.
C10
Bit 19
0 LO2 PLL Disabled
1 LO2 PLL Operational (normal)
Table 29. OLD: Overload Output Disable
When high, forces overload output pin to be a logic low level. Otherwise, overload pin indicates overload.
OLD
Bit 18
0 Overload Detect Output for IF/Baseband Enabled
1 Overload Detect Output for IF/Baseband Disabled
Table 30. C9: RF Mixer On During Settling
When high, enables receive RF mixer during receive PLL settling mode. In default operation, this bit should be
set to 0. If there were a problem with the VCO kicking when going from settling mode to full receive mode, it
could be set high.
C9
Bit 17
0 Default: RX Mixer Off During RX Settling Mode (MO[3:1] = 101)
1 RX Mixer On During RX Settling Mode (MO[3:1] = 101)
Table 31. VO: LO1 Buffer Mode
Function
Function
Function
VO
Bit 16
0 Not Allowed
1 LO1 Buffer Mode
Table 32. C8: LO2 Charge Pump Off
C8
Bit 15
0 Normal LO2 Charge Pump Operation
1 Charge Pump Off (high impedance) or CP2 Test Mode
0 Lock Detect Output for LO2 Disabled
1 Lock Detect Output for LO2 Enabled
Note: When disabled, the lock detect output is a logic level high. When lock detect is
enabled but 540 MHz PLL is not locked, LD output is pulsing low. When lock
detect is enabled and 540 MHz PLL is locked, LD output is high.
Table 34. C7: dc Coarse/Fine Correction
When this bit is low, coarse offset calibration is done such that the SC1's offset calibration can be done
simultaneously. When this bit is high, a fine calibration is done, but this is not compatible with the SC1.
C7
Function
Bit 13
0 Coarse dc Correction Tuning (for interface with baseband with calibration function) with Output
Buffer dc Connection Retained
1 Fine Tune (no baseband calibration required), No Output Available During Calibration
Table 35. C6: Filter Tune Disable
Disable LP filter bandwidth tune and use default value.
C6
Bandwidth SettingFunction
Bit 12
0 Use Calibration Requires LPF Tune Request Cycle to Be Executed
1 Use Default Always Use Default Noncorrected Value (less accurate)
Table 36. C5: dc Correction Disable
C5
Function
Bit 11
0 Correction Cycle Before Each RX
1 Always Use Default Noncorrected Value
Table 37. C4: Low-Pass Filter Bandwidth
C4
Function
Bit 10
0 Low Bandwidth (115 kHz)*
1 High Bandwidth (168 kHz) for Use with SC1, etc.
* Not tested or recommended for use.
28Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Programming Information (continued)CONFIG Register (continued)
Table 38. C3: Receive LO1 Buffer Mode During dc Calibration
C3
Function
Bit 9
0
1
RX LO1 Buffer Off During dc Offset Calibration
RX LO1 Buffer On During dc Offset Calibration
Table 39. C2: LNA Mode During dc Calibration
C2
Function
Bit 8
0 LNA Off During dc Offset Calibration*
1 LNA On During dc Offset Calibration
*Recommended to meet GSM sensitivity requirement.
Table 40. C1: 540 MHz LO2 Phase Detector Polarity
C1
Bit 7
Function
(See Figure 10.)
0 Negative Charge Pump Polarity (VCO2 Frequency Decrease with CP2 Voltage)
1 Positive Charge Pump Polarity (VCO2 Frequency Increase with CP2 Voltage)
C1 STATE = 1
C1 STATE = 0
REFERENCE
W3020
PLL
LOOP FILTER
540 MHz VCO
VCO OUTPUT
FREQUENCY
VCO INPUT CONTROL
VOLTAGE
Figure 10. Programming the LO2 Phase Detector Slope
Lucent Technologies Inc.29
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Programming Information (continued)CONFIG Register (continued)
Table 41. DT[2:0]: dc Correction Time
Total dc offset calibration time is determined according to the table below. For further information, see the
discussion in the dc Offset Calibration section.
When set high, all registers except for the CONFIG register are reset to 0. When set low, no action occurs.
RS
Function
Bit 3
0 No Function
1 Reset Other Registers One Time
MAIN Register
Last bit in serial sequenceFirst bit in serial sequence
Bit12345678910 111213 141516 1718 192021222324
Bit No.
Note: Bits designated x do not apply to W3020.
A0=0xxxxxxxxxxxxxxxxxx
MO1
MO2 MO3BA2=0
Programming the MAIN register affects the states of both the W3000 and the W3020. The MO bits (see Table
15) and band bit B (see Table 14) have the same functions as described in the TR Register section. The W3020
state is determined by the most recent programming event to either the MAIN register or the TR register.
30Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Programming Information (continued)
Filter Tune and dc Offset Correction Timing
Low-Pass Filter Tuning
The W3020 has an internal calibration to improve the accuracy of the low-pass filter bandwidth. The filter tune
operation should be performed each time supply voltage is applied to the device and after restart.
The low-pass filter tuning operation is controlled by 3 bits in the control logic:
n FTR: filter tune request, in the TR register
n C4: low-pass filter bandwidth, in the CONFIG register
n C6: filter tune disable, in the CONFIG register
If the filter tune disable bit (C6) is programmed high, the filter bandwidth is set to the programmed (nominal)
value (see Table 35), and any request for filter tuning from the FTR bit is ignored.
The accuracy of the filter bandwidth can be improved by performing a filter tune calibration. A filter tune can be
performed by setting the filter tune request (FTR) bit in the TR register high and the filter tune disable bit (C6) in
the CONFIG register low. This enables a 13/4 MHz (3.25 MHz) clock to the filter tuning state machine, which
then runs until the tuning is complete and the new filter tune values are stored. The filter tune operation itself
takes
16.5 cycles of the 3.25 MHz clock, or 5.1 µs.
The filter tune operation should be done in receive mode. The receive mode needs to be held active for at least
20 µs to allow for bias start-up.
The dc offset calibration, if requested, is performed after the filter tune is complete. The filter tune operation adds
5.1 µs to the total calibration time when requested at the same time as a dc offset calibration. If a filter tune is
requested while the MOD bits are not set to 111, only the receive bias circuitry is turned on; the rest of the
receive channel remains powered down.
Lucent Technologies Inc.31
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Programming Information (continued)
Filter Tune and dc Offset Correction Timing (continued)
dc Offset Calibration
The dc offset calibration operation is controlled by several bits in the CONFIG and TR registers:
n DS: dc correction skip, in the TR register
n DP: dc precharge only, in the TR register
n C5: dc correction disable, in the CONFIG register
n C7: dc coarse/fine correction, in the CONFIG register
n DT: dc correction time, in the CONFIG register
When the dc correction disable bit (C5) in the CONFIG register is written high, the dc offset correction circuitry
charges to a default value, corresponding to 0 dc offset, and any request for dc offset calibration is ignored. If dc
correction disable = 0, the dc offset calibration is initiated by writing the MO bits in the TR (or MAIN) register to a
value of 111 while dc correction skip (DS) and dc precharge only (DP) are both low. As in the case of the filter
tune, start of dc offset calibration is held off for about 15 µs while the bias circuits and input clock buffer start-up.
If the FTR bit was also written high coincident with entering RX mode, a filter tune is performed first, after which
dc offset calibration begins automatically.
The dc offset calibration runs for a time determined by the dc offset correction time bits DT[0:2] in the CONFIG
register. There are three of these bits, giving the user a choice of eight different correction times.
Upon completion of the dc offset calibration, the 3.25 MHz baseband clock stops and full receive mode is
entered automatically, with the LO1 buffer and LNA (if G0 = 1) being enabled automatically.
If RX mode is entered with dc precharge only (DP = 1) set high, dc offset circuitry runs through a much shorter
calibration routine, after which normal receive mode is entered automatically. The precharge-only operation
functions much the same as the normal calibration operation in that the LO1 buffer and LNA is disabled until
completion of the precharge operation. The 15 µs bias start-up time is still incurred.
The receive circuitry conditions during dc calibration are also controlled by two other bits in the CONFIG register:
n C2: LNA on during dc calibration, when high
n C3: receive LO1 buffer on during dc, calibration when high
For both the standard dc offset calibration cycle and the dc precharge-only operation, it is possible to perform dc
offset calibration with the LNA and/or LO1 buffer on by setting the C2 and C3 bits in the CONFIG register.
32Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Programming Example
This programming example shows how the W3020 can be programmed after power-on and how it can be
programmed prior to receive and transmit bursts. The reference register for the W3000 is initialized separately
with the reference divider ratio, as described in the W3000 data sheet.
To reset all registers to their default state and put the device into a low-power sleep mode, one write to the
CONFIG register is necessary. This will also reset W3000 if it is connected on the same three-wire bus.
Normally, the device will be both reset and configured in the same programming as follows:
CONFIG register: reset device, set dc calibration time to max value (486 µs), set phase detector polarity for the
positive slope VCO, use high BW and coarse dc offset tune.
Bit123456789101112131415161718192021222324
Bit No. A0A1 RS DT0 DT1 DT2 C1 C2 C3 C4 C5 C6 C7 LD2 C8 VO C9 OLD C10 F1F2F3F4A2
Setting101111100100000100100001
Note: Hex value = 84827d.
Table 44. Initialize TR Register
The reset operation will set the TR register to the following content:
A filter tune request with this TR content, setting FTR = 1 and MO[1:3] = 111, could be done as a second
initialize followed by a third programming that powers the IC in idle mode.
Table 45. Settle PLL to GSM1800 Band for Receive Mode (W3020/W3000)
Main register: switch to W3020 receive settling mode to allow LO2 to settle; band bit B = 1 for GSM1800.
(W3000 is programmed at the same time to settle LO1 to 1572 MHz frequency with N = 7860 to receive at
1842 MHz.)
Bit12345678910111213141516171819 2021222324
Bit No. A0=0
Setting0
Notes:
Hex value = 687A68.
Italics indicate W3000 bits.
A1A2A3A4A5A6A7M1M2M3M4M5M6M7 M8M9 M10 M11
001011001011110000
MO1 MO2 MO3/EN B A1=0
10110
Lucent Technologies Inc.33
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Programming Example (continued)
Table 46. Perform Receive (W3020)
TR register: full receive mode; set DGC gain to 60 dB gain setting with LNA on (G0 = 1) and with normal dc
offset calibration; band bit B = 1.
To change gain settings and remain in receive mode without redoing dc offset calibration, repeat the bus
transaction above with dc skip bit high (DS = 1). It should be noted that as dc offset is gain-dependent, dc skip
mode can be used only for receive signal levels where dc offset is insignificant.
Table 47. Settle PLL in GSM1800 Band for Transmit Mode (W3020/W3000)
MAIN register: switch W3020 to transmit settling mode to allow LO2 to settle; band bit B = 1.
(W3000 is programmed at the same time to settle LO1 to 1567 MHz frequency with N = 7835 to transmit at
1747 MHz.)
Bit123456789101112 1314151617181920212223 24
Bit No. A0
Setting0
Notes:
Hex value = 607A36.
Italics indicate W3000 bits.
To change to the GSM900 MHz band for the example above, band bit B must be changed to B = 0 and the
appropriate channel programming must be set up for the W3000 synthesizer.
34Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Application Information
S-Parameters
VCC = 3.0 Vdc; TA = 25 °C ± 3 °C.
1.0
0.0
0.2
–0.2
0.5
2.7 dB
2.2 dB
1.95 dB
NF = 1.7 dB
0.0
0.2
–0.5–2.0
0.5
1.0
–1.0
Figure 11. GSM900 Smith Chart Noise Circles
2.0
2.0
5.0
5.0
inf
–5.0
Lucent Technologies Inc.35
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Application Information (continued)
S-Parameters (continued)
VCC = 3.0 Vdc; TA = 25 °C ± 3 °C.
1.0
0.0
0.2
–0.2
0.5
3.2
2.7
2.45
NF = 2.2 dB
0.0
0.2
–0.5–2.0
0.5
1.0
–1.0
Figure 12. GSM1800 Smith Chart Noise Circles
2.0
5.0
5.02.0
inf
–5.0
36Lucent Technologies Inc.
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Advance Data Sheet December 1999W3020 GSM Multiband RF Transceiver
Outline Diagram
64-Pin TQFPT
Dimensions are in millimeters.
1
16
12.00 ± 0.20
10.00 ± 0.20
PIN #1
IDENTI FIE R ZON E
6449
1732
DETAIL A
0.50 TYP
DETAIL B
0.05/0.15
48
10.00
± 0.20
33
1.00 ± 0.05
1.20 MAX
12.00
± 0.20
SEATING PLANE
0.08
GAGE P LAN E
SEATING P L ANE
0.17/0.27
1.00 REF
0.25
DETAIL A
DETA IL B
0.09/0.20
0.08
0.45/0.75
M
5-3080.a
Lucent Technologies Inc.43
Advance Data Sheet
W3020 GSM Multiband RF TransceiverDecember 1999
Manufacturing Information
This device will be assembled in one of the following locations: assembly codes K or M.
Evaluation Board Note
The EVB3020A Evaluation Board is available for customer demonstration (see Ordering Information) of device
performance characteristics. The board allows full characterization with RF laboratory bench equipment. Various
applications of the device can be demonstrated on the evaluation board.
Note: Contact your Lucent Technologies Microelectronics Group Account Manager for minimum order requirements.
For additional information, contact your Microelectronics Group Account Manager or the following:
INTERNET:http://www.lucent.com/micro
E-MAIL:docmaster@micro.lucent.com
N. AMERICAMicroelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103
ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256
CHINA:Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road,
JAPAN:Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan
EUROPE:Data Requests: MICROELECTRONICS GROUP DATALINE: Tel. (44) 7000 582 368, FAX (44) 1189 328 148
Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No
rights under any patent accompany the sale of any such product(s) or information.