Page 1
HD74LS122
Retriggerable Monostable Multivibrator (with Clear)
REJ03D0428–0200
Rev.2.00
Feb.18.2005
This d-c triggered multivibrator features output pulse width control by three method. The basic pulse time is
programmed by selection of external resistance and capacitance values. The HD74LS122 has internal timing resistor
that allows the circuit to be used with only an external capacitor, if so desired. Once triggered, the basic pulse width
may be extended by retriggering the gated low-l evel -act i v e (A) or hi g h-level active (B) inputs or be reduced by use of
the overriding clear. Figure 1 illustrates pulse control by retriggering and early clear. This device is provided enough
Schmitt hysteresis to ensure jitter-free triggering from the B input with transition rates as slow as 0.1 mV/ns.
A = "L"
Clear = "H"
B
Retrigger Pulse
t
+ t
w
"H"
"L"
PLH
"H"
Q
B
Clear
Q
A = "L"
t
w
Output without
retrigger
"H"
"L"
Output without
clear
Figure 1 Typical Input / Output Pulse
"L"
"L"
"H"
"H"
"L"
Rev.2.00, Feb.18.2005, page 1 of 7
Page 2
HD74LS122
Features
• Ordering Information
Part Name Package Type
HD74LS122P DILP-14 pin
HD74LS122FPEL SOP-14 pin (JEITA)
Note: Please consult the sales office for the above package availability.
Package Code
(Previous Code)
PRDP0014AB-B
(DP-14AV)
PRSP0014DF-B
(FP-14DAV)
Pin Arrangement
Package
Abbreviation
Taping Abbreviation
(Quantity)
P —
FP EL (2,000 pcs/reel)
A
A
B
B
CLR
GND
1
1
2
2
3
1
4
2
5
6
Q
CLR
Q
Q
7
(Top view)
14
13
12
11
10
9
8
V
CC
Rext/Cext
NC
Cext
NC
Rint
Q
Function Table
Inputs Outputs
Clear A1 A
L X X X X L H
X H H X X L H
X X X L X L H
X X X X L L H
H L X ↑ H
H L X H ↑
H X L ↑ H
H X L H ↑
H H ↓ H H
H ↓ ↓ H H
H ↓ H H H
↑ L X H H
↑ X L H H
Notes: H; high level, L; low level, X; irrelevant
↑; transition from low to high level
↓; transition from high to low level
; one high-level pulse
; one low-level pulse
B
2
B
1
Q Q
2
Rev.2.00, Feb.18.2005, page 2 of 7
Page 3
HD74LS122
Q
Block Diagram
External parameter
Rect
Cext
/Cext Rint
A
1
A
2
B
1
B
2
Q
Q
Q
CLR
Clear
Absolute Maximum Ratings
Item Symbol Ratings Unit
Supply voltage VCC 7 V
Input voltage VIN 7 V
Power dissipation PT 400 mW
Storage temperature Tstg –65 to +150 °C
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
Recommended Operating Conditions
Item Symbol Min Typ Max Unit
Supply voltage VCC 4.75 5.00 5.25 V
Output current
Operating temperature Topr –20 25 75 °C
Input pulse width tw 40 — — ns
External timing resistance R
External capacitance C
Wiring capacitance at Rext/Cext terminal R
IOH — — –400 µA
— — 8 mA
I
OL
5 — 260 kΩ
ext
Non restriction
ext
— — 50 pF
ext/Cext
Rev.2.00, Feb.18.2005, page 3 of 7
Page 4
HD74LS122
Electrical Characteristics
(Ta = –20 to +75 °C)
Item Symbol min. typ.* max. Unit Condition
Input voltage
Output voltage
Input current
Short-circuit output
current
Supply current** ICC — 6 11 mA VCC = 5.25 V
Input clamp voltage VIK — — –1.5 V VCC = 4.75 V, IIN = –18 mA
* VCC = 5 V, Ta = 25°C
** With all outputs open and 4.5 V applied to all data and clear inputs, I
4.5 V, is applied to clock.
Note: To measure V
2 V to 0 V.
VIH 2.0 — — V
VIL — — 0.8 V
VOH 2.7 — — V
V
OL
— — 0.4 IOL = 4 mA
— — 0.5
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
= –400 µA
I
OH
V
IOL = 8 mA
IIH — — 20 µA VCC = 5.25 V, VI = 2.7 V
IIL — — –0.4 mA VCC = 5.25 V, VI = 0.4 V
— — 0.1 mA VCC = 5.25 V, VI = 7 V
I
I
IOS –20 — –100 mA VCC = 5.25 V
is measured after a momentary ground, then
CC
at Q, VOL at Q, or IOS at Q, ground R
OH
ext
/ C
, apply 2 V to B and clear, and pulse A from
ext
= 4.75 V, VIH = 2 V,
V
CC
= 0.8 V
V
IL
Switching Characteristics
Item Symbol Inputs Outputs min. typ. max. Unit Condition
t
Q — 23 33
PLH
t
PHL
t
Propagation delay
time
Output pulse width
Q — 23 44
PLH
t
PHL
t
Q — 20 27
PLH
t
PHL
t
Q — 116 200
(out)min
t
(out)
A
B
Clear
A or B
Q — 32 45
Q — 34 56
ns
Q — 28 45
Q 4 4.5 5
µs
(VCC = 5 V, Ta = 25°C)
C
= 0, R
ext
= 15 pF, R
= 1000 pF,
C
ext
R
= 10 kΩ,
ext
= 15 pF, RL = 2 kΩ
C
L
= 5 kΩ, CL
ext
= 2 kΩ
L
Rev.2.00, Feb.18.2005, page 4 of 7
Page 5
HD74LS122
Typical Application Data for HD74LS122
For pulse widths when C
≤ 1000 pF, See Figure 3.
ext
The output pulse is primarily a function of the external capacitor and resistor. For C
width (t
) is defined as: t
w
w(out)
= K • R
ext
• C
; See Figure 4.
ext
+
–
Cext
V
CC
Rext
Rext (kΩ)
Cext (pF)
t
(ns)
w(out)
to Rext/Cextto Cext
Figure 2 Timing Component Connections
100,000
Rext = 160kΩ
> 1000 pF, the output pulse
ext
(ns)
10,000
w
1,000
Rext = 80kΩ
100
Output pulse width t
10
40kΩ
20kΩ
10kΩ
5kΩ
1 10 100 1,000
External capacitance Cext (pF)
Figure 3 Typical Output Pulse Width (Cext ≤ 1000 pF)
0.5
0.4
0.3
0.2
0.1
A coefficient of output pulse width K
0
3
10
Rev.2.00, Feb.18.2005, page 5 of 7
VCC = 5V
Ta = 25°C
2 3 5 7104 2 3 5 7105 2 3 5 7106 2 3 5 7107
Timing capacitance Cext (pF)
Figure 4 C
vs. K (C
ext
> 1000 pF)
ext
Page 6
HD74LS122
Testing Method
Test Circuit
P.G.
Z
out
= 50Ω
P.G.
Z
out
= 50Ω
A1 Input
B1 Input
4.5V
Cext
Cext
Rext
/Cext
Rext
V
V
CC
CC
Output Q
Q
Output Q
Load circuit 1
R
L
C
L
CLR Input
CLR
P.G.
Z
out
= 50Ω
2
H
Notes: 1. CL includes probe and jig capacitance.
2. All diodes are 1S2074(H).
Waveform
w (in)
t
A
B
Clear
1.3V
1.3V 1.3V
t
w (in)
≥ 40ns
≥ 40ns
1.3V 1.3V
t
w (CLR)
≥ 40ns
Q
t
w (in)
≥ 40ns
1.3V 1.3V
Same as Load Circuit 1.
1.3V
w (in)
t
≥ 40ns
3V
0V
3V
0V
3V
0V
Q
Q
Note: Input pulse; t
≤ 15 ns, t
TLH
Rev.2.00, Feb.18.2005, page 6 of 7
PLH
t
t
PLH
1.3V 1.3V 1.3V 1.3V
t
w (out)
t
w (out)
1.3V 1.3V
t
THL
PHL
1.3V
≤ 6 ns.
t
PHL
t
PLH
1.3V
t
PHL
V
OH
V
OL
V
OH
V
OL
Page 7
HD74LS122
Package Dimensions
RENESAS CodeJEITA Package Code Previous Code
PRDP0014AB-BP-DIP14-6.3x19.2-2.54
DP-14AV
D
814
MASS[Typ.]
E
0.97g
1
Z
e
P-SOP14-5.5x10.06-1.27 PRSP0014DF-B
*1
D
14 8
b
3
b
p
RENESAS CodeJEITA Package Code Previous Code
7
FP-14DAV
1
A
LA
θ
MASS[Typ.]
0.23g
F
c
e
1
( Ni/Pd/Au plating )
Reference
Symbol
e
1
D
E
A
A
1
b
p
b
3
c
θ
e
Z
L
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
Dimension in Millimeters
0.51
0.40 0.48
0.19 0.25 0.31
°
0
2.29 2.54 2.79
2.54
7.62
19.2
6.3
1.30
MaxNomMin
20.32
7.4
5.06
0.56
15
2.39
°
Index mark
1
Z
e
7
*3
b
p
Rev.2.00, Feb.18.2005, page 7 of 7
b
p
E
E
H
*2
Terminal cross section
( Ni/Pd/Au plating )
Mx
A
1
y
A
Detail F
c
Dimension in Millimeters
Reference
Symbol
D
E
A
2
A
1
L
1
L
A
b
p
b
1
c
c
1
0
°
θ
H
7.50 8.00
E
e
θ
x
y
Z
L
L
1
10.06
5.50
0.400.34
7.80
1.27
1.15
MaxNomMin
10.5
0.200.100.00
2.20
0.46
0.250.200.15
0.12
0.15
1.42
0.900.700.50
8
°
Page 8
Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits,
(ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2005. Renesas Technology Corp., All rights reserved. Printed in Japan.
http://www.renesas.com
Colophon .2.0
Loading...