The LMU16 and LMU216 are high-
speed, low power 16-bit parallel
multipliers. The LMU16 and
LMU216 are functionally identical;
they differ only in packaging.
The LMU16 and LMU216 produce
the 32-bit product of two 16-bit
numbers. Data present at the A
inputs, along with the TCA control
bit, is loaded into the A register on
the rising edge of CLK A. B data
and the TCB control bit are
similarly loaded by CLK B. The
TCA and TCB controls specify the
A and B operands as two’s
complement when HIGH, or
unsigned magnitude when LOW.
LMU16/216 BLOCK DIAGRAM
A
15-0
16
32
FORMAT ADJUST
1616
REGISTERRESULT
CLK A
CLK B
RND
RS
FT
CLK M
MSPSEL
TCATCB
A REGISTERB REGISTER
REGISTER
16 x 16-bit Parallel Multiplier
RND is loaded on the rising edge of
the logical OR of CLK A and CLK B.
RND, when HIGH, adds ‘1’ to the
most significant bit position of the
least significant half of the product.
Subsequent truncation of the 16 least
significant bits produces a result
correctly rounded to 16-bit precision.
At the output, the Right Shift control
(RS) selects either of two output
formats. RS LOW produces a 31-bit
product with a copy of the sign bit
inserted in the MSB postion of the
least significant half. RS HIGH gives a
full 32-bit product. Two 16-bit output
registers are provided to hold the
most and least significant halves of the
result (MSP and LSP) as defined by
RS. These registers are loaded on the
rising edge of CLK M and CLK L
respectively. For asynchronous
B
15-0
/
R
15-0
16
CLK L
output, these registers may be made
transparent by setting the feed
through control (FT) HIGH.
The two halves of the product may be
routed to a single 16-bit three-state
output port (MSP) via a multiplexer.
MSPSEL LOW causes the MSP
outputs to be driven by the most
significant half of the result. MSPSEL
HIGH routes the least significant half
of the result to the MSP outputs. In
addition, the LSP is available via the B
port through a separate three-state
buffer.
The output multiplexer control
MSPSEL uses a pin which is a supply
ground in the Fairchild MPY016H/
TMC216H. When this control is LOW
(GND), the function is that of the
MPY016H/TMC216H, thus allowing
full compatibility.
OEMOEL
16
R
31-16
16
1
Multipliers
08/16/2000–LDS.16/216-N
Page 2
DEVICES INCORPORATED
FIGURE 1A.INPUT FORMATS
LMU16/216
16 x 16-bit Parallel Multiplier
AINBIN
Fractional Two’s Complement (TCA, TCB = 1)
15 14 13210
0
–2
2–12
–2
(Sign)
15 14 13210
–2
(Sign)
15
2142
13
15 14 13210
–12–22–3
2
15 14 13210
15214213
2
FIGURE 1B.OUTPUT FORMATS
–132–142–15
2
–2
(Sign)
0
2–12
Integer Two’s Complement (TCA, TCB = 1)
15 14 13210
15 14 13210
22212
0
–2
(Sign)
15
2142
Unsigned Fractional (TCA, TCB = 0)
15 14 13210
–142–152–16
2
–12–22–3
2
Unsigned Integer (TCA, TCB = 0)
15 14 13210
22212
0
15214213
2
–2
13
–132–142–15
2
22212
–142–152–16
2
22212
0
0
MSPLSP
Fractional Two’s Complement (RS = 0)
31 30 2918 17 16
0
–2
(Sign)
2–12
–2
–132–142–15
2
Fractional Two’s Complement (RS = 1)
31 30 2918 17 16
1
–2
(Sign)
202
–1
–122–132–14
2
Integer Two’s Complement (RS = 1)
31 30 2918 17 16
–2
(Sign)
31
2302
29
2182172
31 30 2918 17 16
–12–22–3
2
–142–152–16
2
31 30 2918 17 16
2312302
29
2182172
15 14 13210
–2
(Sign)
15 14 13210
2
15 14 13210
16
2152142
Unsigned Fractional (RS = 1)
15 14 13210
2
Unsigned Integer (RS = 1)
15 14 13210
16
2152142
0
–162–17
2
–152–162–17
–172–182–19
–282–292–30
2
–282–292–30
2
13
13
22212
–302–312–32
2
22212
0
0
Multipliers
2
08/16/2000–LDS.16/216-N
Page 3
DEVICES INCORPORATED
LMU16/216
16 x 16-bit Parallel Multiplier
MAXIMUM RATINGS
Storage temperature ........................................................................................................... –65°C to +150°C
Operating ambient temperature........................................................................................... –55°C to +125°C
VCC supply voltage with respect to ground............................................................................ –0.5 V to +7.0V
Input signal with respect to ground ........................................................................................ –3.0 V to +7.0 V
Signal applied to high impedance output ............................................................................... –3.0 V to +7.0 V
Output current into low outputs............................................................................................................. 25 mA
Latchup current ............................................................................................................................... > 400 mA
OPERATING CONDITIONS
Active Operation, Commercial 0°C to +70°C4.75 V ≤VCC≤ 5.25 V
Active Operation, Military –55°C to +125°C4.50 V ≤VCC≤ 5.50 V
ELECTRICAL CHARACTERISTICS
Above which useful life may be impaired (Notes 1, 2, 3, 8)
To meet specified electrical and switching characteristics
1. Maximum Ratings indicate stress
specifications only. Functional operation of these products at values beyond
those indicated in the Operating Conditions table is not implied. Exposure to
maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should
be observed during storage, handling,
and use of these circuits in order to
avoid exposure to excessive electrical
stress values.
3. This device provides hard clamping of
transient undershoot and overshoot. Input levels below ground or above VCC
will be clamped beginning at –0.6 V and
VCC + 0.6 V. The device can withstand
indefinite operation with inputs in the
range of –0.5 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in
excess of 100 mA.
9. AC specifications are tested with
input transition times less than 3 ns,
output reference levels of 1.5 V (except
tDIS test), and input levels of nominally
0 to 3.0 V. Output loading may be a
resistive divider which provides for
specified IOH and IOL at an output
voltage of VOHmin and VOL max
respectively. Alternatively, a diode
bridge with upper and lower current
sources of IOH and IOL respectively,
and a balancing voltage of 1.5 V may be
used. Parasitic capacitance is 30 pF
minimum, and may be distributed.
This device has high-speed outputs capable of large instantaneous current
pulses and fast turn-on/turn-off times.
As a result, care must be exercised in the
testing of this device. The following
measures are recommended:
a. A 0.1 µF ceramic capacitor should be
installed between VCCand Ground
leads as close to the Device Under Test
(DUT) as possible. Similar capacitors
should be installed between device VCC
and the tester common, and device
ground and tester common.
11. For the tENA test, the transition is
measured to the 1.5 V crossing point
with datasheet loads. For the tDIS test,
the transition is measured to the
±200mV level from the measured
steady-state output voltage with
±10mA loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0
and 0-to-Z tests, and set at 0 V for Zto-1 and 1-to-Z tests.
12. These parameters are only tested at
the high temperature extreme, which is
the worst case for leakage current.
FIGURE A. OUTPUT LOADING CIRCUIT
FIGURE B. THRESHOLD LEVELS
4. Actual test conditions may vary from
those designated but operation is guaranteed as specified.
5. Supply current for a given application can be accurately approximated by:
2
NCV F
where
4
N = total number of device outputs
C = capacitive load per output
V = supply voltage
F = clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock
rate.
7. Tested with all inputs within 0.1 V of
VCCor Ground, no load.
8. These parameters are guaranteed
but not 100% tested.
b. Ground and VCCsupply planes
must be brought directly to the DUT
socket or contactor fingers.
c. Input voltages should be adjusted to
compensate for inductive ground and VCC
noise to maintain required DUT input
levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point
of view of the external system driving
the chip. Setup time, for example, is
specified as a minimum since the external system must supply at least that
much time to meet the worst-case requirements of all parts. Responses from
the internal circuitry are specified from
the point of view of the device. Output
delay, for example, is specified as a
maximum since worst-case operation of
any device always provides data within
that time.