Datasheet LMD18200T Specification

Page 1

LMD18200

3A, 55V H-Bridge

General Description

The LMD18200 is a 3A H-Bridge designed for motion control applications. The device is built using a multi-technology process which combines bipolar and CMOS control circuitry with DMOS power devices on the same monolithic structure. Ideal for driving DC and stepper motors; the LMD18200 accommodates peak output currents up to 6A. An innovative circuit which facilitates low-loss sensing of the output current has been implemented.

Features

Delivers up to 3A continuous output

■

Operates at supply voltages up to 55V

■

Low RDS(ON) typically 0.33Ω per switch at 3A

■

TTL and CMOS compatible inputs

■

Functional Diagram

February 7, 2011

No “shoot-through” current

■

Thermal warning flag output at 145°C

■

Thermal shutdown (outputs off) at 170°C

■

Internal clamp diodes

■

Shorted load protection

■

Internal charge pump with external bootstrap capability

■

Applications

DC and stepper motor drives

■

Position and velocity servomechanisms

■

Factory automation robots

■

Numerically controlled machinery

■

Computer printers and plotters

■

LMD18200 3A, 55V H-Bridge

1056801

FIGURE 1. Functional Block Diagram of LMD18200

Page 2

Connection Diagram and Ordering Information

LMD18200

11-Lead TO-220 Package

Top View

Order Number LMD18200T

See NS Package TA11B

1056802

www.national.com 2

Page 3

LMD18200

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Total Supply Voltage (VS, Pin 6)

Voltage at Pins 3, 4, 5, 8 and 9 12V Voltage at Bootstrap Pins (Pins 1 and 11) V

Peak Output Current (200 ms) 6A Continuous Output Current (Note 2) 3A

OUT

60V

+16V

Power Dissipation (Note 3) 25W Power Dissipation (TA = 25°C, Free Air)

Junction Temperature, T

J(max)

150°C ESD Susceptibility (Note 4) 1500V Storage Temperature, T

STG

−40°C to +150°C

Lead Temperature (Soldering, 10 sec.) 300°C

Operating Ratings (Note 1)

Junction Temperature, T

VS Supply Voltage

−40°C to +125°C

+12V to +55V

Electrical Characteristics (Note 5)

The following specifications apply for VS = 42V, unless otherwise specified. Boldface limits apply over the entire operating temperature range, −40°C ≤ TJ ≤ +125°C, all other limits are for TA = TJ = 25°C.

Symbol Parameter Conditions Typ Limit Units

RDS(ON) Switch ON Resistance Output Current = 3A (Note 6) 0.33 0.40/0.6

RDS(ON) Switch ON Resistance Output Current = 6A (Note 6) 0.38 0.45/0.6

CLAMP

Clamp Diode Forward Drop Clamp Current = 3A (Note 6) 1.2 1.5 V (max)

Logic Low Input Voltage Pins 3, 4, 5 −0.1 V (min)

0.8 V (max)

Logic Low Input Current VIN = −0.1V, Pins = 3, 4, 5 −10

Logic High Input Voltage Pins 3, 4, 5 2 V (min)

12 V (max)

Logic High Input Current VIN = 12V, Pins = 3, 4, 5 10

Current Sense Output I

= 1A (Note 8)

OUT

377

325/300

425/450

Current Sense Linearity

1A ≤ I

≤ 3A (Note 7)

OUT

±6 ±9 %

Undervoltage Lockout Outputs turn OFF 9 V (min)

11 V (max)

Warning Flag Temperature

Pin 9 ≤ 0.8V, IL = 2 mA

145 °C

VF(ON) Flag Output Saturation Voltage TJ = TJW, IL = 2 mA 0.15 V

IF(OFF) Flag Output Leakage VF = 12V 0.2 10

JSD

Don

Sinking Outputs, I

Doff

Sinking Outputs, I

off

Sinking Outputs, I

cpr

Shutdown Temperature Outputs Turn OFF 170 °C

Quiescent Supply Current All Logic Inputs Low 13 25 mA (max)

Output Turn-On Delay Time Sourcing Outputs, I

= 3A 300 ns

OUT

= 3A 300 ns

OUT

Output Turn-On Switching Time Bootstrap Capacitor = 10 nF

Sourcing Outputs, I

Output Turn-Off Delay Times Sourcing Outputs, I

= 3A 100 ns

OUT

= 3A 80 ns

OUT

= 3A 200 ns

OUT

= 3A 200 ns

OUT

Output Turn-Off Switching Times Bootstrap Capacitor = 10 nF

Sourcing Outputs, I

= 3A 75 ns

OUT

= 3A 70 ns

OUT

Minimum Input Pulse Width Pins 3, 4 and 5 1

Charge Pump Rise Time No Bootstrap Capacitor 20

Ω (max)

μA (max)

μA (min)

μA (max)

μs

3 www.national.com

Page 4

Electrical Characteristics Notes

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating

the device beyond its rated operating conditions.

LMD18200

Note 2: See Application Information for details regarding current limiting.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is a function of T

dissipation at any temperature is P junction to case (θJC) is 1.0°C/W and from junction to ambient (θJA) is 30°C/W. For guaranteed operation T

Note 4: Human-body model, 100 pF discharged through a 1.5 kΩ resistor. Except Bootstrap pins (pins 1 and 11) which are protected to 1000V of ESD.

Note 5: All limits are 100% production tested at 25°C. Temperature extreme limits are guaranteed via correlation using accepted SQC (Statistical Quality Control)

methods. All limits are used to calculate AOQL, (Average Outgoing Quality Level).

Note 6: Output currents are pulsed (tW < 2 ms, Duty Cycle < 5%).

Note 7: Regulation is calculated relative to the current sense output value with a 1A load.

Note 8: Selections for tighter tolerance are available. Contact factory.

D(max)

= (T

− TA)/θJA, or the number given in the Absolute Ratings, whichever is lower. The typical thermal resistance from

J(max)

, θJA, and TA. The maximum allowable power

J(max)

= 125°C.

J(max)

Typical Performance Characteristics

vs Flag Current

SAT

RDS(ON) vs Temperature

RDS(ON) vs

Supply Voltage

1056816

1056818

1056817

Supply Current vs

Supply Voltage

1056819

www.national.com 4

Page 5

LMD18200

Supply Current vs

Frequency (VS = 42V)

Current Sense Output

vs Load Current

1056820

Supply Current vs

Temperature (VS = 42V)

1056821

Current Sense

Operating Region

Test Circuit

1056822

1056823

1056808

5 www.national.com

Page 6

Switching Time Definitions

LMD18200

Pinout Description

(See Connection Diagram) Pin 1, BOOTSTRAP 1 Input: Bootstrap capacitor pin for half

H-bridge number 1. The recommended capacitor (10 nF) is connected between pins 1 and 2.

Pin 2, OUTPUT 1: Half H-bridge number 1 output. Pin 3, DIRECTION Input: See Table 1. This input controls

the direction of current flow between OUTPUT 1 and OUTPUT 2 (pins 2 and 10) and, therefore, the direction of rotation of a motor load.

Pin 4, BRAKE Input: See Table 1. This input is used to brake a motor by effectively shorting its terminals. When braking is desired, this input is taken to a logic high level and it is also necessary to apply logic high to PWM input, pin 5. The drivers that short the motor are determined by the logic level at the DIRECTION input (Pin 3): with Pin 3 logic high, both current sourcing output transistors are ON; with Pin 3 logic low, both current sinking output transistors are ON. All output transistors can be turned OFF by applying a logic high to Pin 4 and a logic low to PWM input Pin 5; in this case only a small bias current (approximately −1.5 mA) exists at each output pin.

Pin 5, PWM Input: See Table 1. How this input (and DIREC- TION input, Pin 3) is used is determined by the format of the PWM Signal.

Pin 6, VS Power Supply Pin 7, GROUND Connection: This pin is the ground return,

and is internally connected to the mounting tab. Pin 8, CURRENT SENSE Output: This pin provides the

sourcing current sensing output signal, which is typically 377 μA/A.

Pin 9, THERMAL FLAG Output: This pin provides the thermal warning flag output signal. Pin 9 becomes active-low at

145°C (junction temperature). However the chip will not shut

1056809

itself down until 170°C is reached at the junction.

Pin 10, OUTPUT 2: Half H-bridge number 2 output. Pin 11, BOOTSTRAP 2 Input: Bootstrap capacitor pin for

Half H-bridge number 2. The recommended capacitor (10 nF) is connected between pins 10 and 11.

TABLE 1. Logic Truth Table

PWM Dir Brake Active Output Drivers

H H L Source 1, Sink 2

H L L Sink 1, Source 2

L X L Source 1, Source 2

H H H Source 1, Source 2

H L H Sink 1, Sink 2

L X H NONE

Application Information

TYPES OF PWM SIGNALS

The LMD18200 readily interfaces with different forms of PWM signals. Use of the part with two of the more popular forms of PWM is described in the following paragraphs.

Simple, locked anti-phase PWM consists of a single, variable duty-cycle signal in which is encoded both direction and amplitude information (see Figure 2). A 50% duty-cycle PWM signal represents zero drive, since the net value of voltage (integrated over one period) delivered to the load is zero. For the LMD18200, the PWM signal drives the direction input (pin

3) and the PWM input (pin 5) is tied to logic high.

www.national.com 6

Page 7

FIGURE 2. Locked Anti-Phase PWM Control

LMD18200

1056804

Sign/magnitude PWM consists of separate direction (sign) and amplitude (magnitude) signals (see Figure 3). The (absolute) magnitude signal is duty-cycle modulated, and the absence of a pulse signal (a continuous logic low level) rep-

FIGURE 3. Sign/Magnitude PWM Control

resents zero drive. Current delivered to the load is proportional to pulse width. For the LMD18200, the DIRECTION input (pin 3) is driven by the sign signal and the PWM input (pin 5) is driven by the magnitude signal.

1056805

SIGNAL TRANSITION REQUIREMENTS

To ensure proper internal logic performance, it is good practice to avoid aligning the falling and rising edges of input signals. A delay of at least 1 µsec should be incorporated be-

tween transitions of the Direction, Brake, and/or PWM input signals. A conservative approach is be sure there is at least 500ns delay between the end of the first transition and the beginning of the second transition. See Figure 4.

7 www.national.com

Page 8

LMD18200

1056824

FIGURE 4. Transitions in Brake, Direction, or PWM Must Be Separated By At Least 1 µsec

USING THE CURRENT SENSE OUTPUT

The CURRENT SENSE output (pin 8) has a sensitivity of 377 μA per ampere of output current. For optimal accuracy and linearity of this signal, the value of voltage generating resistor between pin 8 and ground should be chosen to limit the maximum voltage developed at pin 8 to 5V, or less. The maximum voltage compliance is 12V.

It should be noted that the recirculating currents (free wheeling currents) are ignored by the current sense circuitry. Therefore, only the currents in the upper sourcing outputs are sensed.

USING THE THERMAL WARNING FLAG

The THERMAL FLAG output (pin 9) is an open collector transistor. This permits a wired OR connection of thermal warning flag outputs from multiple LMD18200's, and allows the user to set the logic high level of the output signal swing to match system requirements. This output typically drives the interrupt input of a system controller. The interrupt service routine would then be designed to take appropriate steps, such as reducing load currents or initiating an orderly system shutdown. The maximum voltage compliance on the flag pin is 12V.

SUPPLY BYPASSING

During switching transitions the levels of fast current changes experienced may cause troublesome voltage transients across system stray inductance.

It is normally necessary to bypass the supply rail with a high quality capacitor(s) connected as close as possible to the VS Power Supply (Pin 6) and GROUND (Pin 7). A 1 μF high- frequency ceramic capacitor is recommended. Care should be taken to limit the transients on the supply pin below the Absolute Maximum Rating of the device. When operating the chip at supply voltages above 40V a voltage suppressor (transorb) such as P6KE62A is recommended from supply to ground. Typically the ceramic capacitor can be eliminated in the presence of the voltage suppressor. Note that when driv-

ing high load currents a greater amount of supply bypass capacitance (in general at least 100 μF per Amp of load current) is required to absorb the recirculating currents of the inductive loads.

CURRENT LIMITING

Current limiting protection circuitry has been incorporated into the design of the LMD18200. With any power device it is important to consider the effects of the substantial surge currents through the device that may occur as a result of shorted loads. The protection circuitry monitors this increase in current (the threshold is set to approximately 10 Amps) and shuts off the power device as quickly as possible in the event of an overload condition. In a typical motor driving application the most common overload faults are caused by shorted motor windings and locked rotors. Under these conditions the inductance of the motor (as well as any series inductance in the VCC supply line) serves to reduce the magnitude of a current surge to a safe level for the LMD18200. Once the device is shut down, the control circuitry will periodically try to turn the power device back on. This feature allows the immediate return to normal operation in the event that the fault condition has been removed. While the fault remains however, the device will cycle in and out of thermal shutdown. This can create voltage transients on the VCC supply line and therefore proper supply bypassing techniques are required.

The most severe condition for any power device is a direct, hard-wired (“screwdriver”) long term short from an output to ground. This condition can generate a surge of current through the power device on the order of 15 Amps and require the die and package to dissipate up to 500 Watts of power for the short time required for the protection circuitry to shut off the power device. This energy can be destructive, particularly at higher operating voltages (>30V) so some precautions are in order. Proper heat sink design is essential and it is normally necessary to heat sink the VCC supply pin (pin 6) with 1 square inch of copper on the PCB.

www.national.com 8

Page 9

LMD18200

INTERNAL CHARGE PUMP AND USE OF BOOTSTRAP CAPACITORS

To turn on the high-side (sourcing) DMOS power devices, the gate of each device must be driven approximately 8V more positive than the supply voltage. To achieve this an internal charge pump is used to provide the gate drive voltage. As shown in Figure 5, an internal capacitor is alternately switched to ground and charged to about 14V, then switched to V supply thereby providing a gate drive voltage greater than V supply. This switching action is controlled by a continuously running internal 300 kHz oscillator. The rise time of this drive voltage is typically 20 μs which is suitable for operating frequencies up to 1 kHz.

1056806

INTERNAL PROTECTION DIODES

A major consideration when switching current through inductive loads is protection of the switching power devices from the large voltage transients that occur. Each of the four switches in the LMD18200 have a built-in protection diode to clamp transient voltages exceeding the positive supply or ground to a safe diode voltage drop across the switch.

The reverse recovery characteristics of these diodes, once the transient has subsided, is important. These diodes must come out of conduction quickly and the power switches must be able to conduct the additional reverse recovery current of the diodes. The reverse recovery time of the diodes protecting the sourcing power devices is typically only 70 ns with a reverse recovery current of 1A when tested with a full 6A of forward current through the diode. For the sinking devices the recovery time is typically 100 ns with 4A of reverse current under the same conditions.

Typical Applications

FIXED OFF-TIME CONTROL

This circuit controls the current through the motor by applying an average voltage equal to zero to the motor terminals for a fixed period of time, whenever the current through the motor exceeds the commanded current. This action causes the motor current to vary slightly about an externally controlled average level. The duration of the Off-period is adjusted by the resistor and capacitor combination of the LM555. In this circuit the Sign/Magnitude mode of operation is implemented (see Types of PWM Signals).

FIGURE 5. Internal Charge Pump Circuitry

For higher switching frequencies, the LMD18200 provides for the use of external bootstrap capacitors. The bootstrap principle is in essence a second charge pump whereby a large value capacitor is used which has enough energy to quickly charge the parasitic gate input capacitance of the power device resulting in much faster rise times. The switching action is accomplished by the power switches themselves Figure

6. External 10 nF capacitors, connected from the outputs to

the bootstrap pins of each high-side switch provide typically less than 100 ns rise times allowing switching frequencies up to 500 kHz.

FIGURE 6. Bootstrap Circuitry

1056807

9 www.national.com

Page 10

LMD18200

1056810

FIGURE 7. Fixed Off-Time Control

FIGURE 8. Switching Waveforms

TORQUE REGULATION

Locked Anti-Phase Control of a brushed DC motor. Current sense output of the LMD18200 provides load sensing. The

www.national.com 10

1056811

LM3524D is a general purpose PWM controller. The relationship of peak motor current to adjustment voltage is shown in

Figure 10.

Page 11

FIGURE 9. Locked Anti-Phase Control Regulates Torque

LMD18200

1056812

FIGURE 10. Peak Motor Current

vs Adjustment Voltage

VELOCITY REGULATION

Utilizes tachometer output from the motor to sense motor speed for a locked anti-phase control loop. The relationship

1056813

of motor speed to the speed adjustment control voltage is shown in Figure 12.

11 www.national.com

Page 12

LMD18200

1056814

FIGURE 11. Regulate Velocity with Tachometer Feedback

FIGURE 12. Motor Speed vs

Control Voltage

www.national.com 12

1056815

Page 13

Physical Dimensions inches (millimeters) unless otherwise noted

LMD18200

11-Lead TO-220 Power Package (T)

Order Number LMD18200T

NS Package Number TA11B

13 www.national.com

Page 14

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Products Design Support

Amplifiers www.national.com/amplifiers WEBENCH® Tools www.national.com/webench

Audio www.national.com/audio App Notes www.national.com/appnotes

Clock and Timing www.national.com/timing Reference Designs www.national.com/refdesigns

Data Converters www.national.com/adc Samples www.national.com/samples

Interface www.national.com/interface Eval Boards www.national.com/evalboards

LVDS www.national.com/lvds Packaging www.national.com/packaging

Power Management www.national.com/power Green Compliance www.national.com/quality/green

LMD18200 3A, 55V H-Bridge

Switching Regulators www.national.com/switchers Distributors www.national.com/contacts

LDOs www.national.com/ldo Quality and Reliability www.national.com/quality

LED Lighting www.national.com/led Feedback/Support www.national.com/feedback

Voltage References www.national.com/vref Design Made Easy www.national.com/easy

PowerWise® Solutions www.national.com/powerwise Applications & Markets www.national.com/solutions

Serial Digital Interface (SDI) www.national.com/sdi Mil/Aero www.national.com/milaero

Temperature Sensors www.national.com/tempsensors SolarMagic™ www.national.com/solarmagic

PLL/VCO www.national.com/wireless PowerWise® Design

University

www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (“NATIONAL”) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL’S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

For the most current product information visit us at www.national.com

www.national.com

National Semiconductor Americas Technical Support Center

Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center

Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center

Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center

Email: jpn.feedback@nsc.com