Ultra-low power consumption and low input-leakage current
are the hallmarks of the LMC6044. Providing input currents
of only 2 fA typical, the LMC6044 can operate from a single
supply, has output swing extending to each supply rail, and
an input voltage range that includes ground.
The LMC6044 is ideal for use in systems requiring ultra-low
power consumption. In addition, the insensitivity to latch-up,
high output drive, and output swing to ground without requiring external pull-down resistors make it ideal for
single-supply battery-powered systems.
Other applications for the LMC6044 include bar code reader
amplifiers, magnetic and electric field detectors, and
hand-held electrometers.
This device is built with National’s advanced Double-Poly
Silicon-Gate CMOS process.
See the LMC6041 for a single, and the LMC6042 for a dual
amplifier with these features.
Connection Diagram
14-Pin DIP/SO
Features
n Low supply current: 10 µA/Amp (Typ)
n Operates from 4.5V to 15.5V single supply
n Ultra low input current: 2 fA (Typ)
n Rail-to-rail output swing
n Input common-mode range includes ground
Applications
n Battery monitoring and power conditioning
n Photodiode and infrared detector preamplifier
n Silicon based transducer systems
n Hand-held analytic instruments
n pH probe buffer amplifier
n Fire and smoke detection systems
n Charge amplifier for piezoelectric transducers
DS011138-1
Ordering Information
Temperature
Range
−40˚C to +85˚C
14-PinLMC6044AIMM14ARail
Small Outline LMC6044IMTape and Reel
14-PinLMC6044AINN14ARail
Molded DIPLMC6044IN
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Differential Input Voltage
Supply Voltage (V
Output Short Circuit to V
Output Short Circuit to V
+−V−
)16V
+
−
Lead Temperature
(Soldering, 10 sec.)260˚C
Current at Input Pin
Current at Output Pin
Current at Power Supply Pin35 mA
Power Dissipation(Note 3)
±
Supply Voltage
(Note 12)
(Note 2)
±
±
18 mA
5mA
Storage Temperature Range−65˚C to +150˚C
Junction Temperature (Note 3)110˚C
ESD Tolerance (Note 4)500V
Voltage at I/O Pin (V
+
)+0.3V, (V−) −0.3V
Operating Ratings
Temperature Range
LMC6044AI, LMC6044I−40˚C ≤ T
Supply Voltage4.5V ≤ V+ ≤ 15.5V
Power Dissipation(Note 10)
Thermal Resistance (θ
), (Note 11)
JA
14-Pin DIP85˚C/W
14-Pin SO115˚C/W
≤ +85˚C
J
Electrical Characteristics
Unless otherwise specified, all limits guaranteed for T
5V, V
−
=
0V, V
=
1.5V, V
CM
+
=
/2, and R
V
O
>
1M unless otherwise specified.
L
=
=
T
A
25˚C. Boldface limits apply at the temperature extremes. V
Note 1: Absolute Maximum Ratings indicate limts beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The
guaranteed specifications apply only for the test conditions listed.
Note 2: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the
maximum allowed junction temperature of 110˚C. Output currents in excess of
Note 3: The maximum powerdissipationisa function of T
−TA)/θJA.
Note 4: Human body model, 1.5 kΩ in series with 100 pF.
Note 5: Typical Values represent the most likely parametric norm.
Note 6: All limits are guaranteed at room temperature (standard type face) or at operating temperature extremes (bold face type).
+
=
Note 7: V
+
=
Note 8: V
Note 9: Input referred V
Note 10: For operating at elevated temperatures, the device must be derated based on the thermal resistance θ
Note 11: All numbers apply for packages soldered directly into a PC poard.
Note 12: Do not connect output to V
=
15V, V
7.5V and R
CM
15V. Connected as Voltage Follower with 10V step input. Number specified in the slower of the positive and negative slew rates.
+
=
connected to 7.5V. For Sourcing tests, 7.5V ≤ VO≤ 11.5V. For Sinking tests, 2.5V ≤ VO≤ 7.5V.
L
15V and R
=
100 kΩ connected to V
L
+
when V+is greater than 13V or reliability may be adversely affected.
=
100 kΩ,V
L
±
5V Supply
, θJA, and TA. The maximum allowable power dissipation at any ambient temperature is P
J(max)
−5
V
=
2V
O
pp
±
30 mA over long term may adversely affect reliability.
+
/2. Each amp excited in turn with 100 Hz to produce V
0.01
JA
with P
=
.
12 V
O
PP
=
)/θJA.
(T
D
J−TA
+
%
=
(T
D
J(max)
=
Typical Performance Characteristics V
Supply Current vs
Supply Voltage
DS011138-19
Input Bias Current vs
Input Common-Mode
Voltage
Offset Voltage vs
Temperature of Five
Representative Units
Input Common-Mode
Voltage Range vs
Temperature
=
±
S
7.5V, T
=
25˚C unless otherwise specified
A
Input Bias Current
vs Temperature
DS011138-20
DS011138-21
Output Characteristics
Current Sinking
DS011138-22
www.national.com4
DS011138-23
DS011138-24
Page 5
Typical Performance Characteristics V
=
±
S
7.5V, T
=
25˚C unless otherwise specified (Continued)
A
Output Characteristics
Current Sourcing
CMRR vs Frequency
Open-Loop Voltage Gain
vs Temperature
DS011138-25
DS011138-28
Input Voltage Noise
vs Frequency
CMRR vs Temperature
Open-Loop
Frequency Response
DS011138-26
DS011138-29
Crosstalk Rejection vs
Frequency
DS011138-27
Power Supply Rejection
Ratio vs Frequency
DS011138-30
Gain and Phase
Responses vs Load
Capacitance
DS011138-31
DS011138-32
DS011138-33
www.national.com5
Page 6
Typical Performance Characteristics V
=
±
S
7.5V, T
=
25˚C unless otherwise specified (Continued)
A
Gain and Phase
Responses vs
Temperature
Non-Inverting Slew
Rate vs Temperature
DS011138-34
DS011138-37
Gain Error
(V
vs V
OUT
)
OS
Inverting Slew Rate
vs Temperature
DS011138-35
DS011138-38
Common-Mode Error vs
Common-Mode Voltage of
Three Representative Units
Non-Inverting Large
Signal Pulse Response
=
(A
+1)
V
DS011138-36
DS011138-39
Non-Inverting Small
Signal Pulse Response
DS011138-40
www.national.com6
Inverting Large-Signal
Pulse Response
DS011138-41
Inverting Small Signal
Pulse Response
DS011138-42
Page 7
Typical Performance Characteristics V
=
±
S
7.5V, T
=
25˚C unless otherwise specified (Continued)
A
Stability vs Capacitive Load
DS011138-43
Application Hints
AMPLIFIER TOPOLOGY
The LMC6044 incorporates a novel op-amp design topology
that enables it to maintain rail to rail output swing even when
driving a large load. Instead of relying on a push-pull unity
gain outupt buffer stage, the output stage is taken directly
from the internal integrator, which provides both low output
impedance and large gain. Special feed-forward compensation design techniques are incorporated to maintain stability
over a wider range of operating conditions than traditional
micropower op-amps. These features make the LMC6044
both easier to design with, and provide higher speed than
products typically found in this ultra-low power class.
COMPENSATING FOR INPUT CAPACITANCE
It is quite common to use large values of feedback resistance with amplifiers with ultra-low input current, like the
LMC6044.
Although the LMC6044 is highly stable over a wide range of
operating conditions, certain precautions must be met to
achieve the desired pulse response when a large feedback
resistor is used. Large feedback resistors and even small
values of input capacitance, due to transducers, photodiodes, and circuits board parasitics, reduce phase margins.
When high input impedance are demanded, guarding of the
LMC6044 is suggested. Guarding input lines will not only reduce leakage, but lowers stray input capacitance as well.
(See Printed-Circuit-Board Layout for High Impedance
Work.)
Stability vs Capacitive Load
DS011138-44
The effect of input capacitance can be compensated for by
adding a capacitor. Adding a capacitor, C
back resistor (as in
Figure 1
) such that:
, around the feed-
f
or
≤ R2C
R
1CIN
f
Since it is often difficult to know the exact value of CIN,Cfcan
be experimentally adjusted so that the desired pulse response is achieved. Refer to the LMC660 and the LMC662
for a more detailed discussion on compensating for input capacitance.
CAPACITIVE LOAD TOLERANCE
Direct capacitive loading will reduce the phase margin of
many op-amps. A pole in the feedback loop is created by the
combination of the op-amp’s output impedance and the capacitive load. This pole induces phase lag at the unity-gain
crossover frequency of the amplifier resulting in either an oscillatory or underdamped pulse response. With a few external components, op amps can easily indirectly drive capacitive loads, as shown in
Figure 2
.
DS011138-5
FIGURE 1. Canceling the Effect of Input Capacitance
DS011138-6
FIGURE 2. LMC6044 Noninverting Gain of 10 Amplifier,
Compensated to Handle Capacitive Loads
Figure 2
In the circuit of
, R1 and C1 serve to counteract the
loss of phase margin by feeding the high frequency compo-
www.national.com7
Page 8
Application Hints (Continued)
nent of the output signal back to the amplifier’s inverting input, thereby preserving phase margin in the overall feedback
loop.
Capacitive load driving capability is enhanced by using a pull
up resistor to V
ducting 10 µA or more will significantly improve capacitive
load responses. The value of the pull up resistor must be determined based on the current sinking capability of the amplifier with respect to the desired output swing. Open loop gain
of the amplifier can also be affected by the pull up resistor
(see Electrical Characteristics).
PRINTED-CIRCUIT-BOARD LAYOUT
FOR HIGH-IMPEDANCE WORK
It is generally recognized that any circuit which must operate
with less than 1000 pA of leakage current requires special
layout of the PC board. When one wishes to take advantage
of the ultra-low bias current of the LMC6044, typically less
than 2 fA, it is essential to have an excellent layout. Fortunately, the techniques of obtaining low leakages are quite
simple. First, the user must not ignore the surface leakage of
the PC board, even though it may sometimes appear acceptably low, because under conditions of high humidity or dust
or contamination, the surface leakage will be appreciable.
+
(
Figure 3
). Typically, a pull up resistor con-
DS011138-18
FIGURE 3. Compensating for Large
Capacitive Loads with a Pull Up Resistor
To minimize the effect of any surface leakage, lay out a ring
of foil completely surrounding the LMC6044’s inputs and the
terminals of capacitors, diodes, conductors, resistors, relay
terminals, etc. connected to the op-amp’s inputs, as in
ure 4
. To have a significant effect, guard rings should be
Fig-
placed on both the top and bottom of the PC board. This PC
foil must then be connected to a voltage which is at the same
voltage as the amplifer inputs, since no leakage current can
flow between two points at the same potential. For example,
a PC board trace-to-pad resistance of 10
12
Ω, which is normally considered a very large resistance, could leak 5 pA if
the trace were a 5V bus adjacent to the pad of the input. This
would cause a 100 times degradation from the LMC6044’s
actual performance. However, if a guard ring is held within 5
mV of the inputs, then even a resistance of 10
cause only 0.05 pA of leakage current. See
11
Figure 5
Ω would
for typical connections of guard rings for standard op-amp
configurations.
DS011138-8
Inverting Amplifier
DS011138-10
Non-Inverting Amplifier
DS011138-7
FIGURE 4. Example of Guard Ring
in P.C. Board Layout
www.national.com8
DS011138-9
Follower
FIGURE 5. Typical Connections of Guard Rings
The designer should be aware that when it is inappropriate
to lay out a PC board for the sake of just a few circuits, there
is another technique which is even better than a guard ring
on a PC board: Don’t insert the amplifier’s input pin into the
board at all, but bend it up in the air and use only air as an insulator. Air is an excellent insulator. In this case you may
have to forego some of the advantages of PC board construction, but the advantages are sometimes well worth the
effort of using point-to-point up-in-the-air wiring.
Figure 6
See
.
Page 9
Typical Single-Supply Applications (V+
=
5.0 VDC)
of the overall system design (see Printed-Circuit-Board Layout for High Impedance Work). Referring to
Figure 7
, the input voltages are represented as a common-mode input V
plus a differential input VD. Rejection of the common-mode
component of the input is accomplished by making the ratio
of R1/R2 equal to R3/R4. So that where,
CM
(Input pins are lifted out of PC board and soldered directly to components.
All other pins connected to PC board.)
DS011138-11
FIGURE 6. Air Wiring
The extremely high input impedance, and low power consumption, of the LMC6044 make it ideal for applications that
require battery-powered instrumentation amplifiers. Examples of these type of applications are hand-held pH
probes, analytic medical instruments, magnetic field detectors, gas detectors, and silicon based pressure transducers.
The circuit in
Figure 7
is recommended for applications
where the common-mode input range is relatively low and
the differential gain will be in the range of 10 to 1000. This
two op-amp instrumentation amplifier features an independent adjustment of the gain and common-mode rejection
trim, and a total quiescent supply current of less than 40 µA.
To maintain ultra-high input impedance, it is advisable to use
ground rings and consider PC board layout an important part
FIGURE 7. Two Op-Amp Instrumentation Amplifier
Asuggested design guideline is to minimize the difference of
value between R1 through R4. This will often result in improved resistor tempco, amplifier gain, and CMRR over temperature. If RN=R1=R2=R3=R4 then the gain equation
can be simplified:
Due to the “zero-in, zero-out” performance of the LMC6044,
and output swing rail-rail, the dynamic range is only limited to
the input common-mode range of 0V to V
at room temperature. This feature of the LMC6044 makes it
–2.3V, worst case
S
an ideal choice for low-power instrumentation systems.
A complete instrumentation amplifier designed for a gain of
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and
whose failure to perform when properly used in
accordance with instructions for use provided in the
labeling, can be reasonably expected to result in a
significant injury to the user.
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.
2. A critical component is any component of a life
support device or system whose failure to perform
can be reasonably expected to cause the failure of
the life support device or system, or to affect its
safety or effectiveness.
National Semiconductor
Asia Pacific Customer
Response Group