The LM4890 is an audio power amplifier primarily designed
for demanding applications in mobile phones and other portable communication device applications. It is capable of
delivering 1 watt of continuous average power to an 8Ω BTL
load with less than 1% distortion (THD+N) from a 5V
power supply.
Boomer audio power amplifiers were designed specifically to
provide high quality output power with a minimal amount of
external components. The LM4890 does not require output
coupling capacitors or bootstrap capacitors, and therefore is
ideally suited for mobile phone and other low voltage applications where minimal power consumption is a primary requirement.
The LM4890 features a low-power consumption shutdown
mode, which is achieved by driving the shutdown pin with
logic low. Additionally, the LM4890 features an internal thermal shutdown protection mechanism.
The LM4890 contains advanced pop & click circuitry which
eliminates noises which would otherwise occur during
turn-on and turn-off transitions.
The LM4890 is unity-gain stable and can be configured by
external gain-setting resistors.
DC
Key Specifications
j
PSRR at 217Hz, VDD= 5V (Fig. 1)62dB(typ.)
j
Power Output at 5.0V & 1% THD1W(typ.)
j
Power Output at 3.3V & 1% THD400mW(typ.)
j
Shutdown Current0.1µA(typ.)
Features
n Available in space-saving packages: micro SMD, MSOP,
SOIC, and LLP
n Ultra low current shutdown mode
n BTL output can drive capacitive loads
n Improved pop & click circuitry eliminates noises during
turn-on and turn-off transitions
n 2.2 - 5.5V operation
n No output coupling capacitors, snubber networks or
bootstrap capacitors required
n Thermal shutdown protection
n Unity-gain stable
n External gain configuration capability
Applications
n Mobile Phones
n PDAs
n Portable electronic devices
Connection Diagrams
8 Bump micro SMD8 bump micro SMD Marking
Top View
X - Date Code
T - Die Traceability
Top View
20019223
Order Number LM4890IBP, LM4890IBPX
See NS Package Number BPA08DDB
Boomer®is a registered trademark of National Semiconductor Corporation.
The following specifications apply for for the circuit shown in Figure 1 unless otherwise specified. Limits apply for T
LM4890
SymbolParameterConditions
TypicalLimit
(Note 6)(Notes 7, 9)
I
DD
I
SD
P
0
THD+NTotal Harmonic Distortion + NoiseP
PSRRPower Supply Rejection Ratio
Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.
Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. Electrical Characteristics state DC andAC electrical specifications under particular test conditions which
guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit
is given, however, the typical value is a good indication of device performance.
Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T
allowable power dissipation is P
curves for additional information.
Note 4: Human body model, 100 pF discharged through a 1.5 kΩ resistor.
Note 5: Machine Model, 220 pF–240 pF discharged through all pins.
Note 6: Typicals are measured at 25˚C and represent the parametric norm.
Note 7: Limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
Note 8: For micro SMD only, shutdown current is measured in a Normal Room Environment. Exposure to direct sunlight will increase I
Note 9: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.
Note 10: ROUT is measured from each of the output pins to ground. This value represents the parallel combination of the 10k ohm output resistors and the two 20k
ohm resistors.
Note 11: If the product is in shutdown mode and V
If the source impedance limits the current to a max of 10 ma, then the part will be protected. If the part is enabled when V
no damage will occur, although operational life will be reduced. Operation above 6.5V with no current limit will result in permanent damage.
Note 12: All bumps have the same thermal resistance and contribute equally when used to lower thermal resistance. All bumps must be connected to achieve
specified thermal resistance.
Note 13: Maximum power dissipation (P
Equation 1 shown in the Application section. It may also be obtained from the power dissipation graphs.
Note 14: PSRR is a function of system gain. Specifications apply to the circuit in Figure 1 where A
of gain increase. A system gain of 10 represents a gain increase of 14dB. PSRR will be reduced by 14dB and applies to all operating voltages.
Quiescent Power Supply CurrentVIN= 0V, Io= 0A, No Load2.6mA (max)
Shutdown CurrentV
Output Power (8Ω)
Output Power (4Ω)
(Note 14)
DMAX
=(T
)/θJAor the number given inAbsolute Maximum Ratings, whichever is lower. For the LM4890, see power derating
JMAX–TA
exceeds 6V (to a max of 8V VDD), then most of the excess current will flow through the ESD protection circuits.
DD
) in the device occurs at an output power level significantly below full output power. P
DMAX
SHUTDOWN
THD = 1% (max);f=1kHz
THD = 1% (max);f=1kHz
= 0.1Wrms; f = 1kHz0.08%
o
V
ripple
Input Terminated with 10 ohms to
ground
= 0V0.1µA (max)
0.2
0.22
= 200mV sine p-p
44 (f =
217Hz)
44 (f = 1kHz)
, θJA, and the ambient temperature TA. The maximum
JMAX
by a maximum of 2µA.
SD
is greater than 5.5V and less than 6.5V,
DD
can be calculated using
DMAX
= 2. Higher system gains will reduce PSRR value by the amount
V
= 25˚C.
A
(Limits)
Units
W
W
dB
www.national.com5
Page 6
External Components Description (Figure 1)
LM4890
ComponentsFunctional Description
1.R
2.C
3.R
4.C
5.C
BYPASS
Inverting input resistance which sets the closed-loop gain in conjunction with Rf. This resistor also forms a
IN
high pass filter with C
Input coupling capacitor which blocks the DC voltage at the amplifier’s input terminals. Also creates a
IN
highpass filter with R
at fC= 1/(2π RINCIN).
IN
at fc= 1/(2π RINCIN). Refer to the section, Proper Selection of External
IN
Components, for an explanation of how to determine the value of C
Feedback resistance which sets the closed-loop gain in conjunction with RIN.
f
Supply bypass capacitor which provides power supply filtering. Refer to the section, Power Supply
S
Bypassing, for information concerning proper placement and selection of the supply bypass capacitor,
BYPASS
.
C
Bypass pin capacitor which provides half-supply filtering. Refer to the section, Proper Selection of ExternalComponents, for information concerning proper placement and selection of C
.
IN
.
BYPASS
www.national.com6
Page 7
Typical Performance Characteristics
LM4890
THD+N vs Frequency
= 5V, 8Ω RL, and PWR = 250mW, AV=2
at V
DD
at V
THD+N vs Frequency
at VDD= 3.3V, 8Ω RL, and PWR = 150mW, AV=2
2001923720019238
THD+N vs Frequency
= 3V, RL=8Ω, PWR = 250mW, AV=2
DD
@
THD+N vs Frequency
VDD= 2.6V, RL=8Ω, PWR = 100mW, AV=2
2001923920019240
20019290
THD+N vs Frequency
@
VDD= 2.6V, RL=4Ω, PWR = 100mW, AV=2
www.national.com7
Page 8
Typical Performance Characteristics (Continued)
LM4890
THD+N vs Power Out
@
VDD= 5V, RL=8Ω, 1kHz, AV=2
200192C9
THD+N vs Power Out
@
VDD= 3V, RL=8Ω, 1kHz, AV=2
THD+N vs Power Out
@
VDD= 3.3V, RL=8Ω, 1kHz, AV=2
20019242
THD+N vs Power Out
@
VDD= 2.6V, RL=8Ω, 1kHz, AV=2
20019291
THD+N vs Power Out
@
VDD= 2.6V, RL=4Ω, 1kHz, AV=2
2001924320019244
www.national.com8
Page 9
Typical Performance Characteristics (Continued)
LM4890
@
Power Supply Rejection Ratio (PSRR)
V
= 5V, V
DD
=8Ω,RIN=10Ω
R
L
ripple
= 200mvp-p
AV=2
2001924520019273
Power Supply Rejection Ratio (PSRR)@AV=4
V
= 5V, V
DD
=8Ω,RIN=10Ω
R
L
ripple
= 200mvp-p
Power Supply Rejection Ratio (PSRR)
V
DD
= 5V, V
R
L
=8Ω,RIN= Float
ripple
= 200mvp-p
Power Supply Rejection Ratio (PSRR)
V
DD
= 5V, V
R
L
=8Ω,RIN= Float
ripple
= 200mvp-p
@
AV=2
@
AV=4
200192A9200192B8
www.national.com9
Page 10
Typical Performance Characteristics (Continued)
LM4890
@
Power Supply Rejection Ratio (PSRR)
V
DD
= 3V, V
R
L
=8Ω,RIN=10Ω
ripple
= 200mvp-p,
AV=2
200192C5
Power Supply Rejection Ratio (PSRR)@AV=4
V
DD
= 3V, V
R
L
=8Ω,RIN=10Ω
ripple
= 200mvp-p,
Power Supply Rejection Ratio (PSRR)
V
= 3V, V
DD
=8Ω,RIN= Float
R
L
ripple
= 200mvp-p,
Power Supply Rejection Ratio (PSRR)
V
= 3V, V
DD
=8Ω,RIN= Float
R
L
ripple
= 200mvp-p,
@
AV=2
20019293
@
AV=4
200192B1200192B9
Power Supply Rejection Ratio (PSRR)@AV=2
= 3.3V, V
V
DD
www.national.com10
=8Ω,RIN=10Ω
R
L
ripple
= 200mvp-p,
2001924620019247
Power Supply Rejection Ratio (PSRR)
V
DD
= 2.6V, V
=8Ω,RIN=10Ω
R
L
= 200mvp-p,
ripple
@
AV=2
Page 11
Typical Performance Characteristics (Continued)
LM4890
PSRR vs DC Output Voltage
= 5V, AV=2
V
DD
PSRR vs DC Output Voltage
= 5V, AV=10
V
DD
20019296
200192A3
PSRR vs DC Output Voltage
VDD= 5V, AV=4
20019297
PSRR vs DC Output Voltage
VDD= 3V, AV=2
20019294
PSRR vs DC Output Voltage
= 3V, AV=4
V
DD
PSRR vs DC Output Voltage
VDD= 3V, AV=10
20019295200192A4
www.national.com11
Page 12
Typical Performance Characteristics (Continued)
LM4890
PSRR Distribution V
DD
=5V
217Hz, 200mvp-p,
-30, +25, and +80˚C
Power Supply Rejection Ration vs
Bypass Capacitor Size
= 5V, Input Grounded = 10Ω, Output Load = 8Ω
V
DD
200192B4
PSRR Distribution VDD=3V
217Hz, 200mvp-p,
-30, +25, and +80˚C
200192B5
Power Supply Rejection Ration vs
Bypass Capacitor Size
VDD= 3V, Input Grounded = 10Ω, Output Load = 8Ω
Top Trace = No Cap, Next Trace Down = 1µf
200192A7
Next Trace Down = 2µf, Bottom Trace = 4.7µf
LM4890 vs LM4877 Power Supply Rejection Ratio
= 5V, Input Grounded = 10Ω
V
DD
Output Load = 8Ω, 200mV Ripple
LM4890 = Bottom Trace
20019288
LM4877 = Top Trace
Top Trace = No Cap, Next Trace Down = 1µf
200192A8
Next Trace Down = 2µf, Bottom Trace = 4.7µf
LM4890 vs LM4877 Power Supply Rejection Ratio
VDD= 3V, Input Grounded = 10Ω
Output Load = 8Ω, 200mV Ripple
20019289
LM4890 = Bottom Trace
LM4877 = Top Trace
www.national.com12
Page 13
Typical Performance Characteristics (Continued)
LM4890
Power Derating Curves (P
DMAX
Ambient Temperature in Degrees C
Note: (P
= 670mW for 5V, 8Ω)
DMAX
Power Derating - 9 bump µSMD (P
= 670mW)Power Derating - 8 bump µSMD (P
20019283
Ambient Temperature in Degrees C
Note: (P
= 670mW)Power Derating - 10 Pin LD Pkg (P
DMAX
= 670mW for 5V, 8Ω)
DMAX
DMAX
DMAX
= 670mW)
20019284
= 670mW)
Ambient Temperature in Degrees C
Note: (P
= 670mW for 5V, 8Ω)
DMAX
20019285
Ambient Temperature in Degrees C
Note: (P
= 670mW for 5V, 8Ω)
DMAX
Power Output vs Supply VoltagePower Output vs Temperature
200192A1
200192C8
200192A2
www.national.com13
Page 14
Typical Performance Characteristics (Continued)
LM4890
Power Dissipation vs Output Power
= 5V, 1kHz, 8Ω, THD ≤ 1.0%
V
DD
2001924820019249
Power Dissipation vs Output Power
= 2.6V, 1kHz
V
DD
Power Dissipation vs Output Power
VDD= 3.3V, 1kHz, 8Ω, THD ≤ 1.0%
Output Power
vs Load Resistance
Supply Current
vs Ambient Temperature
20019250
20019299
20019274
Clipping (Dropout) Voltage
vs Supply Voltage
20019252
www.national.com14
Page 15
Typical Performance Characteristics (Continued)
LM4890
Max Die Temp
(8 bump microSMD)
DMAX
at P
Max Die Temp
(9 bump microSMD)
DMAX
at P
2001928620019287
Output Offset VoltageSupply Current
vs Shutdown Voltage
Shutdown Hysterisis Voltage
=5V
V
DD
200192B7
20019253
Shutdown Hysterisis Voltage
VDD=3V
2001927920019280
www.national.com15
Page 16
Typical Performance Characteristics (Continued)
LM4890
Open Loop Frequency Response
= 5V, No Load
V
DD
Gain / Phase Response, AV=2
= 5V, 8Ω Load, C
V
DD
LOAD
= 500pF
Open Loop Frequency Response
VDD= 3V, No Load
2001928120019282
Gain / Phase Response, A
= 5V, 8Ω Load, C
V
DD
LOAD
=4
V
= 500pF
200192B2200192B3
Phase Margin vs C
= 5V, 8Ω Load
V
DD
LOAD,AV
=2
Capacitance to gnd on each output
200192A5
www.national.com16
Phase Margin vs C
= 5V, 8Ω Load
V
DD
LOAD,AV
=4
Capacitance to gnd on each output
200192A6
Page 17
Typical Performance Characteristics (Continued)
Phase Margin and Limits
vs Application Variables, R
Wake Up Time (TWU)
IN
LM4890
= 22KΩ
20019298
Frequency Response
vs Input Capacitor Size
200192B6
Noise Floor
2001925420019256
www.national.com17
Page 18
Application Information
BRIDGED CONFIGURATION EXPLANATION
As shown in Figure 1, the LM4890 has two operational
amplifiers internally, allowing for a few different amplifier
configurations. The first amplifier’s gain is externally configurable, while the second amplifier is internally fixed in a
unity-gain, inverting configuration. The closed-loop gain of
the first amplifier is set by selecting the ratio of R
while the second amplifier’s gain is fixed by the two internal
20kΩ resistors. Figure 1 shows that the output of amplifier
one serves as the input to amplifier two which results in both
amplifiers producing signals identical in magnitude, but out
of phase by 180˚. Consequently, the differential gain for the
IC is
= 2 *(Rf/RIN)
A
VD
By driving the load differentially through outputs Vo1 and
Vo2, an amplifier configuration commonly referred to as
“bridged mode” is established. Bridged mode operation is
different from the classical single-ended amplifier configuration where one side of the load is connected to ground.
A bridge amplifier design has a few distinct advantages over
the single-ended configuration, as it provides differential
drive to the load, thus doubling output swing for a specified
supply voltage. Four times the output power is possible as
compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes
that the amplifier is not current limited or clipped. In order to
choose an amplifier’s closed-loop gain without causing excessive clipping, please refer to the Audio Power AmplifierDesign section.
A bridge configuration, such as the one used in the LM4890,
also creates a second advantage over single-ended amplifiers. Since the differential outputs, Vo1 and Vo2, are biased
at half-supply, no net DC voltage exists across the load. This
eliminates the need for an output coupling capacitor which is
required in a single supply, single-ended amplifier configuration. Without an output coupling capacitor, the half-supply
bias across the load would result in both increased internal
IC power dissipation and also possible loudspeaker damage.
f
to R
IN
EXPOSED-DAP PACKAGE PCB MOUNTING
CONSIDERATIONS FOR THE LM4890LD
The LM4890LD’s exposed-DAP (die attach paddle) package
(LD) provides a low thermal resistance between the die and
the PCB to which the part is mounted and soldered. The
LM4890LD package should have its DAP soldered to the
grounded copper pad (heatsink) under the LM4890LD (the
NC pins, no connect, and ground pins should also be directly
connected to this copper pad-heatsink area). The area of the
copper pad (heatsink) can be determined from the LD Power
Derating graph. If the multiple layer copper heatsink areas
are used, then these inner layer or backside copper heatsink
areas should be connected to each other with 4 (2 x 2) vias.
The diameter for these vias should be between 0.013 inches
and 0.02 inches with a 0.050inch pitch-spacing. Ensure
efficient thermal conductivity by plating through and solderfilling the vias. Further detailed information concerning PCB
Page 19
Application Information (Continued)
SHUTDOWN OUTPUT IMPEDANCE
For R
= 20k ohms:
f
(between Out1 and GND) = 10k||50k||Rf=6kΩ
Z
OUT1
(between Out2 and GND) = 10k||(40k+(10k||Rf)) =
Z
OUT2
8.3kΩ
Z
11.7kΩ
The -3dB roll off for these measurements is 600kHz
PROPER SELECTION OF EXTERNAL COMPONENTS
Proper selection of external components in applications using integrated power amplifiers is critical to optimize device
and system performance. While the LM4890 is tolerant of
external component combinations, consideration to component values must be used to maximize overall system quality.
The LM4890 is unity-gain stable which gives the designer
maximum system flexibility. The LM4890 should be used in
low gain configurations to minimize THD+N values, and
maximize the signal to noise ratio. Low gain configurations
require large input signals to obtain a given output power.
Input signals equal to or greater than 1Vrms are available
from sources such as audio codecs. Please refer to the
section, Audio Power Amplifier Design, for a more complete explanation of proper gain selection.
Besides gain, one of the major considerations is the closedloop bandwidth of the amplifier. To a large extent, the bandwidth is dictated by the choice of external components
shown in Figure 1. The input coupling capacitor, C
first order high pass filter which limits low frequency response. This value should be chosen based on needed
frequency response for a few distinct reasons.
Selection Of Input Capacitor Size
Large input capacitors are both expensive and space hungry
for portable designs. Clearly, a certain sized capacitor is
needed to couple in low frequencies without severe attenuation. But in many cases the speakers used in portable
systems, whether internal or external, have little ability to
reproduce signals below 100Hz to 150Hz. Thus, using a
large input capacitor may not increase actual system performance.
In addition to system cost and size, click and pop performance is effected by the size of the input coupling capacitor,
C
IN
to reach its quiescent DC voltage (nominally 1/2 V
charge comes from the output via the feedback and is apt to
create pops upon device enable. Thus, by minimizing the
capacitor size based on necessary low frequency response,
turn-on pops can be minimized.
Besides minimizing the input capacitor size, careful consideration should be paid to the bypass capacitor value. Bypass
capacitor, C
mize turn-on pops since it determines how fast the LM4890
turns on. The slower the LM4890’s outputs ramp to their
quiescent DC voltage (nominally 1/2V
turn-on pop. Choosing C
small value of C
(between Out1 and Out2) = 40k||(10k+(10k||Rf)) =
OUT1-2
, forms a
IN
. A larger input coupling capacitor requires more charge
). This
DD
, is the most critical component to mini-
BYPASS
), the smaller the
DD
equal to 1.0µF along with a
BYPASS
, (in the range of 0.1µF to 0.39µF), should
IN
produce a virtually clickless and popless shutdown function.
While the device will function properly, (no oscillations or
motorboating), with C
equal to 0.1µF, the device will
BYPASS
be much more susceptible to turn-on clicks and pops. Thus,
a value of C
equal to 1.0µF is recommended in all but
BYPASS
the most cost sensitive designs.
AUDIO POWER AMPLIFIER DESIGN
A 1W/8Ω Audio Amplifier
Given:
Power Output1 Wrms
Load Impedance8Ω
Input Level1 Vrms
Input Impedance20 kΩ
Bandwidth100 Hz– 20 kHz
±
0.25 dB
A designer must first determine the minimum supply rail to
obtain the specified output power. By extrapolating from the
Output Power vs Supply Voltage graphs in the Typical Per-formance Characteristics section, the supply rail can be
easily found. A second way to determine the minimum supply rail is to calculate the required V
using Equation 2
opeak
and add the output voltage. Using this method, the minimum
supply voltage would be (V
and V
V
OD
BOT
age vs Supply Voltage curve in the Typical Performance
are extrapolated from the Dropout Volt-
OD
TOP
opeak
+(V
OD
TOP
+V
OD
)), where
BOT
Characteristics section.
(2)
5V is a standard voltage which in most applications is chosen for the supply rail. Extra supply voltage creates headroom that allows the LM4890 to reproduce peaks in excess
of 1W without producing audible distortion. At this time, the
designer must make sure that the power supply choice along
with the output impedance does not violate the conditions
explained in the Power Dissipation section.
Once the power dissipation equations have been addressed,
the required differential gain can be determined from Equation 3.
(3)
R
f/RIN=AVD
From Equation 3, the minimum A
Since the desired input impedance is 20 kΩ, and with an A
/2
is 2.83; use AVD=3.
VD
VD
gain of 3, a ratio of 1.5:1 of Rfto RINresults in an allocation
=20kΩ and Rf=30kΩ. The final design step is to
of R
IN
address the bandwidth requirements which must be stated
as a pair of −3 dB frequency points. Five times away from a
−3 dB point is 0.17 dB down from passband response which
±
is better than the required
0.25 dB specified.
fL= 100Hz/5 = 20Hz
= 20kHz*5=100kHz
f
H
LM4890
www.national.com19
Page 20
Application Information (Continued)
As stated in the External Components section, R
LM4890
junction with C
CIN≥ 1/(2π*20 kΩ*20Hz) = 0.397µF; use 0.39µF
The high frequency pole is determined by the product of the
desired frequency pole, f
create a highpass filter.
IN
, and the differential gain, AVD.
H
IN
in con-
With a A
= 3 and fH= 100kHz, the resulting GBWP =
VD
300kHz which is much smaller than the LM4890 GBWP of
2.5MHz. This calculation shows that if a designer has a need
to design an amplifier with a higher differential gain, the
LM4890 can still be used without running into bandwidth
limitations.
FIGURE 2. HIGHER GAIN AUDIO AMPLIFIER
The LM4890 is unity-gain stable and requires no external
components besides gain-setting resistors, an input coupling
capacitor, and proper supply bypassing in the typical application. However, if a closed-loop differential gain of greater
than 10 is required, a feedback capacitor (C4) may be
needed as shown in Figure 2 to bandwidth limit the amplifier.
This feedback capacitor creates a low pass filter that elimi-
20019224
nates possible high frequency oscillations. Care should be
taken when calculating the -3dB frequency in that an incorrect combination of R
and C4will cause rolloff before
3
20kHz. A typical combination of feedback resistor and capacitor that will not produce audio band high frequency rolloff
= 20kΩ and C4= 25pf. These components result in a
is R
3
-3dB point of approximately 320 kHz.
www.national.com20
Page 21
Application Information (Continued)
LM4890
FIGURE 3. DIFFERENTIAL AMPLIFIER CONFIGURATION FOR LM4890
20019229
FIGURE 4. REFERENCE DESIGN BOARD and LAYOUT - micro SMD
20019225
www.national.com21
Page 22
Application Information (Continued)
LM4890 micro SMD BOARD ARTWORK
LM4890
Silk ScreenTop Layer
20019257
Bottom LayerInner Layer V
20019259
Inner Layer Ground
20019258
DD
20019260
20019261
www.national.com22
Page 23
Application Information (Continued)
LM4890
20019268
FIGURE 5. REFERENCE DESIGN BOARD and PCB LAYOUT GUIDELINES - MSOP & SO Boards
21151911207-002 Cer Cap 0.39uF 50V Z5U 20% 12101C2
25152911207-001 Tant Cap 1uF 16V 101C3
30472911207-001 Res 20K Ohm 1/10W 53R1, R2, R3
35210007039-002 Jumper Header Vertical Mount 2X1 0.100 2J1, J2
LM4890
PCB LAYOUT GUIDELINES
This section provides practical guidelines for mixed signal
PCB layout that involves various digital/analog power and
ground traces. Designers should note that these are only
"rule-of-thumb" recommendations and the actual results will
depend heavily on the final layout.
GENERAL MIXED SIGNAL LAYOUT
RECOMMENDATIONS
Power and Ground Circuits
For 2 layer mixed signal design, it is important to isolate the
digital power and ground trace paths from the analog power
and ground trace paths. Star trace routing techniques (bringing individual traces back to a central point rather than daisy
chaining traces together in a serial manner) can have a
major impact on low level signal performance. Star trace
routing refers to using individual traces to feed power and
ground to each circuit or even device. This technique will
require a greater amount of design time but will not increase
the final price of the board. The only extra parts required will
be some jumpers.
Single-Point Power / Ground Connections
The analog power traces should be connected to the digital
traces through a single point (link). A "Pi-filter" can be helpful
in minimizing High Frequency noise coupling between the
analog and digital sections. It is further recommended to put
digital and analog power traces over the corresponding digital and analog ground traces to minimize noise coupling.
Placement of Digital and Analog Components
All digital components and high-speed digital signals traces
should be located as far away as possible from analog
components and circuit traces.
Avoiding Typical Design / Layout Problems
Avoid ground loops or running digital and analog traces
parallel to each other (side-by-side) on the same PCB layer.
When traces must cross over each other do it at 90 degrees.
Running digital and analog traces at 90 degrees to each
other from the top to the bottom side as much as possible will
minimize capacitive noise coupling and cross talk.
National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves
the right at any time without notice to change said circuitry and specifications.
For the most current product information visit us at www.national.com.
LIFE SUPPORT POLICY
NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS
WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR
CORPORATION. As used herein:
1. Life support devices or systems are devices or systems
which, (a) are intended for surgical implant into the body, or
(b) support or sustain life, and whose failure to perform when
properly used in accordance with instructions for use
2. A critical component is any component of a life support
device or system whose failure to perform can be reasonably
expected to cause the failure of the life support device or
system, or to affect its safety or effectiveness.
provided in the labeling, can be reasonably expected to result
in a significant injury to the user.
BANNED SUBSTANCE COMPLIANCE
National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances
and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at:
www.national.com/quality/green.
Lead free products are RoHS compliant.
National Semiconductor
Americas Customer
Support Center
Email: new.feedback@nsc.com
Tel: 1-800-272-9959
www.national.com
National Semiconductor
Europe Customer Support Center