SENSITIVITY AND TEST VOLTAGE ARE
RATIOMETRIC TO THE SUPPLY VOLTAGE
■ DEVICE SENSITI VITY IS ON-CHI P FACTORY
TRIMMED
■ EMBEDDED SELF TEST
■ HIGH SHOCK SURVIVABILITY
DESCRIPTION
The LIS3L02AS is a t ri-axis linear accelerometer
that includes a sensing element and an IC interface able to take the information from the sensing
element and to provide an analog signal to the external world.
The sensing element, capable to detect the acceleration, is manufactured using a dedicated process called THELMA (Thick Epi-Poly Layer for
Microactuators and Accelerometers) developed
by ST to produce inertial sensors and actuators in
silicon.
The IC interface instead is manufactured us ing a
CMOS process that allows high level of integration
to design a dedicated circuit which is trimmed to
better match the sensing element characteristics.
The LIS3L02AS has a user selectable full scale of
LIS3L02AS
INERTIAL SENSOR:
PRODUCT PREVIEW
SO-24
ORDERING NUMB ER: LIS3L 02AS
2g, 6g and it is capable of measuring accelerations
over a maximum bandwidth of 4.0 K Hz for the X
and Y axis and 2.5KHz for the Z axis. The device
bandwidth may be reduced by using external capacitances. A self-test capability allows the user to
check the functi o n ing of th e syst e m.
The LIS3L02AS is a vailable in plastic SM D package and it is specified over a temperature range
extending from -40°C to +85°C.
The LIS3L02AS belongs to a family of products
suitable for a variety of applications:
– Antitheft systems
– Inertial navigation
– Virtual reality input devices
– Vibration Monitoring, recording and com pen-
sation
– Appliance control
– Robotics
BLOCK DIAGRAM
S1X
S1Y
S1Z
rot
S2Z
S2Y
S2X
VOLTAGE & CURRENT
REFERENCE
February 2003
This is preliminary information on a new product now in development. Details are subject to change without notice.
MUX
TRIMMING CIRCUIT
TEST INTERFACE
AMPLIFIE R
DEMUX
CLOCK
&
PHASE GENERATOR
S/HCHARGE
S/H
S/H
&
Routx
Routy
Routz
Voutx
Vouty
Voutz
1/7
Page 2
LIS3L02AS
PIN DESCRIPTION
N°PinFunction
1 to 6NCInternally not connected
7ReservedLeave unconnected or connect to ground
8ReservedLeave unconnected or connect to Vdd
9ReservedConnect to Vdd or ground
10-11ReservedLeave unconnected or connect to Vdd
12FSFull Scale selection (Logic 0: 2g Full-scale; Logic 1: 6g Full-scale)
13VoutzOutput Voltage
14PDPower Down (Logic 0: normal mode; Logic 1: Power-Down mode)
15VoutxOutput Voltage
16STSelf Test (Logic 0: normal mode; Logic 1: Self-test)
17VoutyOutput Voltage
18VddPower supply
19GND0V supply
20 to 24NCInternally not connected
PIN CONNECTION (Top view )
X
Z
13
Y
1
Reserved
DIRECTION OF THE
DETECTABLE
ACCELERATIONS
Reserved
Reserved
Reserved
Reserved
NC
NC
NC
NC
NC
NC
FS
NC
NC
NC
NC
NC
GND
Vdd
Vouty
ST
Voutx
PD
Voutz
2/7
Page 3
LIS3L02AS
ELECTRICAL CHARACTERISTCS (Temperature range -40°C to +85°C)
SymbolParameterTest ConditionMin. Typ.Max.Unit
VddSupply voltage35.25V
IddSupply current1.0mA
VoffZero-g levelT = 25°C
ratiometric to Vdd
ArAcceleration range0V on FS pin±1.8±2.0±2.2g
Vdd on FS pin±±6.0g
SoSensitivity ratiometric to VddT = 25°C
NLNon LinearityBest fit straight line
fucSensing Element Resonant
Frequency
anAccel eration noise densityVdd=5V
VtSelf test output voltage
Ratiometric to Vdd
VstSelf test input Logic 0 level00.8V
Full-scale = 2g
T = 25°C
Full-scale = 6g
X, Y axis
Full-scale = 2g
Best fit straight line
Z axis
Full-scale = 2g
X, Y axis4.0KHz
Z axis2.5KHz
Full-scale = 2g
T = 25°C
@ 5V
Vdd/2-10%Vdd/2Vdd/2+10%V
Vdd/5–10%Vdd/5Vdd/5+10%V/g
Vdd/15–10%Vdd/15Vdd/15+10%V/g
±0.3%
±0.6%
100
TBDV
µg/
Hz
Logic 1 level2.8VddV
RoutOutput impedance100
CloadCapacitive load drive320pF
kΩ
1FUNCTIONALITY
1.1 Sensing element
The THELMA proces s is utilized to c reate a surfac e micro-mach ined accelerom eter. The technolo gy allows to carry out suspended silicon structures which are attached to the substrate in a few points called
anchors and free to move on a plane parallel to the subst rate itself. To b e com pati ble with the tradi tional
packaging techniques a cap is placed on top of t he sensing element to avoi d blockin g the moving p arts
during the molding phase.
The equivalent circuit for the sensing element is shown in t he below figure; when a linear acceleration is
applied, the proof mass di splaces from its nominal po sition, c ausing an imbalance in t he cap acitive hal fbridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the
sense capacitor.
The nominal value of the capacitors, at steady state, is few pF and when an acceleration is applied the
maximum variation of the capacitive load is few tenth of pF.
3/7
Page 4
LIS3L02AS
Figure 1. Equivalent electrical circuit
C
ps1
R
s1
S1x
C
C
pr
s1x
R
r
C
s2x
S2x
C
ps2
C
ps1
R
s2
R
s1
S1y
C
C
pr
s1y
R
r
rot
C
s2y
S2y
C
ps2
C
ps1
R
s2
R
s1
S1z
C
C
pr
s1z
R
r
C
s2z
S2z
C
ps2
R
s2
1.2 IC Interface
The complete signal processing uses a fully differential structure, while the final stage converts the differential signal into a single-ended one to be compatible with the external world.
The first stage is a low-noise capacitive amplifier that implements a Correlated Double Sampling (CDS) at
its output to cancel the offset and the 1/f noise. The produced signal is then sent to three different S&Hs,
one for each channel, and made available to the outside.
The low noise input amplifier operates at 200 kHz while the three S&Hs operate at a sampling frequency
of 66 kHz. This allows a large oversampling ratio, which leads to in-band noise reduction and to an accurate output waveform.
All the analog parameters (output offset voltage and sensitivity) are ratiometric to the voltage supply. In-
4/7
Page 5
LIS3L02AS
creasing or decreasing the voltage supply, the sensitivity and the offset will increase or decrease linearly.
The feature provides the c ancel lat ion of the error rel ate d to t he voltage supply alo ng an analog to digital
conversion chain.
1.3 Factory calibration
The IC interface is factory calibrated to provide to the final user a device ready to operate. The parameters
which are trimmed are: gain, offset, common mode and internal clock frequency.
The trimming values are stored inside the devi ce by a poly-fuse structure. Any t ime the device is turned
on, the memorized bits are downloaded into the registers to be employed during the normal operation. The
poly-fuse approach allows the final user to utilize the device without any need for further calibration
5/7
Page 6
LIS3L02AS
DIM.
MIN.TYP.MAX.MIN.TYP.MAX.
A2.352.650.0930.104
A10.100.300.0040.012
A22.550.100
B0.330.510.0130.0200
C0.230.320.0090.013
D15.2015.60 0.5980 .614
E7.407.600.2910.299
e1.270,050
H10.010.65 0.3940.419
h0.250.750.0100.030
k0˚ (min.), 8˚ (max.)
L0.401.270.0160.050
mminch
OUTLINE AND
MECHANICAL DATA
SO24
0.10mm
.004
Seating Plane
1
A2
A
Be
A1
K
D
1324
E
12
h x 45˚
L
A1C
H
SO24
6/7
Page 7
LIS3L02AS
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implic ation or otherwise under any patent or patent r i ght s of STMi croelectr oni cs. Spec i fications mentioned i n this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics product s are not
authorized for use as cri tical comp onents in lif e support devi ces or systems without express written approva l of STMicroel ectronics.
The ST logo is a registered trademark of STMicroelectronics
2003 STMicroelectronics - All Ri ghts Rese rved
Austra lia - Brazil - Canada - Chi na - F i nl and - Franc e - Germany - Hong Kong - In di a - Israel - Ita l y - J apan -Malaysia - Malta - Morocco -
Singap ore - Spain - Sw eden - Switze rl and - Unit ed K i ngdom - United States .
STMicroelectronics GROUP OF COMPANIES
http://www.s t. com
7/7
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.