• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial temperature available
DD (IS62WV25616ALL)
DD (IS62WV25616BLL)
DESCRIPTION
The ISSI IS62WV25616ALL/IS62WV25616BLL are high-
speed, low power, 4M bit SRAMs organized as 256K words
by 16 bits. It is fabricated using ISSI's high-performance
CMOS technology. This highly reliable process coupled
with innovative circuit design techniques, yields highperformance and low power consumption devices.
When CS1 is HIGH (deselected) or when CS1 is LOW and
both LB and UB are HIGH, the device assumes a standby
mode at which the power dissipation can be reduced down
with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs. The active LOW Write Enable
(WE) controls both writing and reading of the memory. A
data byte allows Upper Byte (UB) and Lower Byte (LB)
access.
The IS62WV25616ALL/IS62WV25616BLL are packaged in
the JEDEC standard 44-Pin TSOP (TYPE II) and 48-pin
mini BGA (6mmx8mm).
CS1Chip Enable Input
OEOutput Enable Input
WEWrite Enable Input
LBLower-byte Control (I/O0-I/O7)
UBUpper-byte Control (I/O8-I/O15)
N CNo Connection
VDDPower
GNDGround
2
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. C
05/02/05
IS62WV25616ALL, IS62WV25616BLLISSI
TRUTH TABLE
I/O PIN
Mode
WEWE
WE
WEWE
Not SelectedXHXXXHigh-ZHigh-ZI
Output DisabledHLHLXHigh-ZHigh-ZICC
ReadHLLLHDOUTHigh-ZICC
WriteLLXLHDINHigh-ZICC
CS1CS1
CS1
CS1CS1
OEOE
OE
OEOE
LBLB
LB
LBLB
UBUB
UBI/O0-I/O7I/O8-I/O15VDD Current
UBUB
SB1, ISB2
XXXHHHigh-ZHigh-ZISB1, ISB2
HLHXLHigh-ZHigh-ZICC
HLLHLHigh-ZDOUT
HLLLLDOUTDOUT
LLXHLHigh-ZDIN
LLXLLDINDIN
®
ABSOLUTE MAXIMUM RATINGS
(1)
SymbolParameterValueUnit
VTERMTerminal Voltage with Respect to GND–0.2 to VDD+0.3V
VDDVDD Related to GND–0.2 to VDD+0.3V
TSTGStorage Temperature–65 to +150° C
PTPower Dissipation1.0W
Note:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This
is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.
OE to High-Z Output—20—2 5ns
OE to Low-Z Output5—5—ns
tHZCS1CS1 to High-Z Output02 0025ns
tLZCS1CS1 to Low-Z Output10—10—ns
tBALB, UB Access Time—55—70ns
tHZBLB, UB to High-Z Output02 0025ns
tLZBLB, UB to Low-Z Output0—0—ns
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4 to
DD-0.2V/VDD-0.3V and output loading specified in Figure 1.
V
2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
6
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. C
05/02/05
IS62WV25616ALL, IS62WV25616BLLISSI
AC WAVEFORMS
®
READ CYCLE NO. 1
ADDRESS
D
OUT
READ CYCLE NO. 2
ADDRESS
(1,2)
(Address Controlled) (CS1 = OE = VIL, WE = VIH, UB or LB = VIL)
t
RC
t
AA
t
OHA
PREVIOUS DATA VALID
(1,3)
(CS1, OE, AND UB/LB Controlled)
t
AA
t
RC
DATA VALID
t
OHA
t
OHA
OE
t
DOE
t
CS1
t
ACE1
t
LZCE1
LB
,
UB
t
LZB
DOUT
Notes:
1. WE is HIGH for a Read Cycle.
2. The device is continuously selected. OE, CS1, UB, or LB = V
3. Address is valid prior to or coincident with CS1 LOW transition.
HIGH-Z
LZOE
t
BA
IL. WE=VIH.
t
HZCS1
t
DATA VALID
t
HZOE
HZB
Integrated Silicon Solution, Inc. — www.issi.com —
Rev. C
05/02/05
1-800-379-4774
7
IS62WV25616ALL, IS62WV25616BLLISSI
®
WRITE CYCLE SWITCHING CHARACTERISTICS
(1,2)
(Over Operating Range)
55 ns70 ns
SymbolParameterMin .Max. Min.Max.Unit
tWCWrite Cycle Time 55— 70—ns
tSCS1CS1 to Write End 45— 60—ns
tAWAddress Setup Time to Write End45— 60—ns
tHAAddress Hold from Write End0— 0—ns
tSAAddress Setup Time 0— 0—ns
tPWBLB, UB Valid to End of Write45— 60—ns
tPWEWE Pulse Width 40— 50—ns
tSDData Setup to Write End 25— 30—ns
tHDData Hold from Write End0— 0—ns
(3)
tHZWE
tLZWE
Notes:
1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V/1.5V, input pulse levels of 0.4V to
DD-0.2V/VDD-0.3V and output loading specified in Figure 1.
V
The internal write time is defined by the overlap of CS1 LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can
2.
go inactive to
3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
WE LOW to High-Z Output—20 —20ns
(3)
WE HIGH to Low-Z Output 5— 5—ns
terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
8
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. C
05/02/05
IS62WV25616ALL, IS62WV25616BLLISSI
AC WAVEFORMS
WE
DIN
(1,2)
(CS1 Controlled, OE = HIGH or LOW)
t
WC
t
SCS1
t
AW
t
PWE
t
PWB
t
SA
DATA UNDEFINED
t
HZWE
HIGH-Z
t
SD
DATA-IN VALID
t
HA
t
LZWE
t
HD
WRITE CYCLE NO. 1
ADDRESS
CS1
LB, UB
DOUT
®
Notes:
1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CS1 and WE inputs and at
least one of the LB and UB inputs being in the LOW state.
2. WRITE = (CS1) [ (LB) = (UB) ] (WE).
WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)
t
WC
ADDRESS
OE
t
HA
t
LZWE
t
HD
CS1
WE
LB, UB
DOUT
t
SA
DATA UNDEFINED
t
SCS1
t
AW
t
PWE
t
HZWE
HIGH-Z
t
SD
DIN
Integrated Silicon Solution, Inc. — www.issi.com —
Rev. C
05/02/05
DATA-IN VALID
1-800-379-4774
9
IS62WV25616ALL, IS62WV25616BLLISSI
WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)
t
WC
ADDRESS
OE
t
HA
t
t
LZWE
HD
CS1
WE
LB, UB
DOUT
DIN
t
SA
DATA UNDEFINED
t
SCS1
t
AW
t
PWE
t
HZWE
HIGH-Z
t
SD
DATA-IN VALID
®
WRITE CYCLE NO. 4 (UB/LB Controlled)
ADDRESS
OE
LOW
CS1
WE
UB, LB
t
HZWE
OUT
D
D
IN
DATA UNDEFINED
t
t
WC
ADDRESS 1ADDRESS 2
t
SA
t
HA
t
t
PBW
WORD 1
HIGH-Z
t
t
SD
DATA
IN
VALID
HD
WC
SA
t
WORD 2
t
SD
PBW
DATA
VALID
t
HA
t
LZWE
t
HD
IN
UB_CSWR4.eps
10
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. C
05/02/05
IS62WV25616ALL, IS62WV25616BLLISSI
DATA RETENTION SWITCHING CHARACTERISTICS
SymbolParameterTest ConditionMin.Max.Unit
VDRVDD for Data RetentionSee Data Retention Waveform1.23.6V