• Single 3.3V + 10%, –5% power supply for 10
and 12 ns
• Single 3.3V ± 10% power supply for 15
and 20 ns
• Fully static operation: no clock or refresh
required
• Three state outputs
• Industrial temperature available
• Available in 44-pin 400mil SOJ package and
44-pin TSOP-2
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION
The ICSI IS61LV3216L is a high-speed, 512K static RAM
organized as 32,768 words by 16 bits. It is fabricated using
ICSI's high-performance CMOS technology. This highly reli-
able process coupled with innovative circuit design techniques,
yields fast access times with low power consumption.
When CE is HIGH (deselected), the device assumes a standby
mode at which the power dissipation can be reduced down to
150 µW (typical) with CMOS input levels.
Easy memory expansion is provided by using Chip Enable and
Output Enable inputs, CE and OE. The active LOW Write
Enable (WE) controls both writing and reading of the memory.
A data byte allows Upper Byte (UB) and Lower Byte (LB)
access.
The IS61LV3216L is packaged in the JEDEC standard 44-pin
400mil SOJ and 44-pin 400mil TSOP-2.
LBLower-byte Control (I/O0-I/O7)
UBUpper-byte Control (I/O8-I/O15)
NCNo Connection
VccPower
GNDGround
TRUTH TABLE
I/O PIN
Mode
WEWE
WE
WEWE
Not SelectedXHXXXHigh-ZHigh-ZISB1, ISB2
Output DisabledHLHXXHigh-ZHigh-ZICC
XLXHHHigh-ZHigh-Z
ReadHLLLHDOUTHigh-ZICC
HLLHLHigh-ZDOUT
HLLLL DOUTDOUT
WriteLLXLHDINHigh-ZICC
LLXHLHigh-ZDIN
LLXLLDINDIN
CECE
CE
CECE
OEOE
OE
OEOE
LBLB
LB
LBLB
UBUB
UBI/O0-I/O7I/O8-I/O15Vcc Current
UBUB
2Integrated Circuit Solution Inc.
SR010-0B
IS61LV3216L
ABSOLUTE MAXIMUM RATINGS
Symbol ParameterValueUnit
VCCSupply Voltage with Respect to GND–0.5 to +4.6V
VTERMTerminal Voltage with Respect to GND–0.5 to Vcc + 0.5V
TSTGStorage Temperature–65 to +150°C
PTPower Dissipation1.0W
IOUTDC Output Current (LOW)20mA
Note:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation of
the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
tOHAOutput Hold Time3—3—3— 3—ns
tACECE Access Time—10—12—15—20ns
tDOEOE Access Time—5—6—7—8ns
(2)
tHZOE
tLZOE
tHZCE
tLZCE
OE to High-Z Output05060708ns
(2)
OE to Low-Z Output0—0—0—0—ns
(2
CE to High-Z Output05060708ns
(2)
CE to Low-Z Output3—3—3—3—ns
tBALB, UB Access Time—5—6—7—8ns
tHZBLB, UB to High-Z Output05060708ns
tLZBLB, UB to Low-Z Output5—5—5—5—ns
Notes:
1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse
levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100%
tested.
3. Not 100% tested.
AC TEST CONDITIONS
ParameterUnit
Input Pulse Level0V to 3.0V
Input Rise and Fall Times3 ns
Input and Output Timing1.5V
and Reference Level
Output LoadSee Figures 1a and 1b
tWCWrite Cycle Time10—12—15—20—ns
tSCECE to Write End8—9—10—12—ns
tAWAddress Setup Time9—8—10—12—ns
to Write End
tHAAddress Hold from Write End1—1—1—1—ns
tSAAddress Setup Time0—0—0—0—ns
tPWBLB, UB Valid to End of Write9—10—11—12—ns
tPWEWE Pulse Width7—8—10—11—ns
tSDData Setup to Write End5—6—7——8ns
tHDData Hold from Write End0—0—0—0—ns
(2)
tHZWE
tLZWE
Notes:
1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V
and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
3. The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to
initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the
rising or falling edge of the signal that terminates the write.
WE LOW to High-Z Output—5—6—7—8ns
(2)
WE HIGH to Low-Z Output1—1—1—1—ns
6Integrated Circuit Solution Inc.
SR010-0B
IS61LV3216L
AC WAVEFORMS
WRITE CYCLE NO. 1 (
ADDRESS
CE
LB, UB
WE
WRITE
(1)
WEWE
WE Controlled)
WEWE
t
SA
(1,2)
t
AW
t
SCE
t
PWB
t
t
PWE
WC
t
1
2
HA
3
4
5
6
t
t
SD
D
IN
t
HZWE
D
OUT
Notes:
1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CE and WE inputs and at
least one of the LB and UB inputs being in the LOW state.
2. WRITE = (CE)
[ (LB) = (UB) ] (WE).
UNDEFINEDUNDEFINED
HD
t
LZWE
HIGH-ZHIGH-Z
7
8
9
10
11
12
Integrated Circuit Solution Inc.7
SR010-0B
IS61LV3216L
ORDERING INFORMATION
Commercial Range: 0°C to +70°C
Speed (ns) Order Part No.Package
10IS61LV3216L-10T400mil TSOP-2
IS61LV3216L-10K400mil SOJ
12IS61LV3216L-12T400mil TSOP-2
IS61LV3216L-12K400mil SOJ
15IS61LV3216L-15T400mil TSOP-2
IS61LV3216L-15K400mil SOJ
20IS61LV3216L-20T400mil TSOP-2
IS61LV3216L-20K400mil SOJ
ORDERING INFORMATION
Industrial Range: –40°C to +85°C
Speed (ns) Order Part No.Package
12IS61LV3216L-12TI 400mil TSOP-2
IS61LV3216L-12KI 400mil SOJ
15IS61LV3216L-15TI 400mil TSOP-2
IS61LV3216L-15KI 400mil SOJ
20IS61LV3216L-20TI 400mil TSOP-2
IS61LV3216L-20KI 400mil SOJ
Integrated Circuit Solution Inc.
HEADQUARTER:
NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,
HSIN-CHU, TAIWAN, R.O.C.
TEL: 886-3-5780333
Fax: 886-3-5783000
BRANCH OFFICE:
7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD,
HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.
TEL: 886-2-26962140
FAX: 886-2-26962252
http://www.icsi.com.tw
8Integrated Circuit Solution Inc.
SR010-0B
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.