Datasheet IRFU420, IRFR420 Datasheet (Intersil)

Page 1
IRFR420, IRFU420
Data Sheet July 1999
2.5A, 500V, 3.000 Ohm, N-Channel Power MOSFETs
These are N-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.
Formerly developmental type TA17405.
Ordering Information
PART NUMBER PACKAGE BRAND
IRFR420 TO-252AA IRFR420 IRFU420 TO-251AA IRFU420
NOTE: When ordering, use the entire part number.Add the suffix 9A to obtain the TO-252AA variant in the tape and reel, i.e., IRFR4209A.
File Number
Features
• 2.5A, 500V
DS(ON)
= 3.000Ω
•r
• Single Pulse Avalanche Energy Rated
• SOA is Power Dissipation Limited
• Nanosecond Switching Speeds
• Linear Transfer Characteristics
• High Input Impedance
• Related Literature
- TB334 “Guidelines for Soldering Surface Mount Components to PC Boards”
Symbol
D
G
S
2411.3
Packaging
JEDEC TO-251AA JEDEC TO-252AA
DRAIN (FLANGE)
SOURCE
DRAIN
GATE
GATE
DRAIN
SOURCE
DRAIN
(FLANGE)
4-407
CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.
http://www.intersil.com or 407-727-9207
| Copyright © Intersil Corporation 1999
Page 2
IRFR420, IRFU420
Absolute Maximum Ratings T
= 25oC, Unless Otherwise Specified
C
IRFR420, IRFU420 UNITS
Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V
DGR
Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I
TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I
Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
DS
D D
DM
GS
D
500 V 500 V
2.5
1.6
A A
8A
±20 V
50 W
Linear Derating Factor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.4 W/oC
Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .E
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ,T
AS
STG
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T
Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
L
pkg
210 mJ
-55 to 150
300 260
o
C
o
C
o
C
NOTE:
1. TJ= 25oC to 125oC.
Electrical Specifications T
= 25oC, Unless Otherwise Specified
C
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BV Gate Threshold Voltage V
GS(TH)VGS
Zero Gate Voltage Drain Current I
On-State Drain Current (Note 2) I
D(ON)VDS
Gate to Source Leakage Current I Drain to Source On Resistance (Note 2) r
DS(ON)ID
Forward Transconductance (Note 2) g Turn-On Delay Time t
d(ON)VDD
Rise Time t Turn-Off Delay Time t
d(OFF)
Fall Time t Total Gate Charge
Q
g(TOT)VGS
(Gate to Source + Gate to Drain) Gate to Source Charge Q Gate to Drain “Miller” Charge Q Input Capacitance C Output Capacitance C Reverse Transfer Capacitance C Internal Drain Inductance L
Internal Source Inductance L
Thermal Resistance, Junction to Case R Thermal Resistance, Junction to Ambient R
DSSID
DSS
GSS
fs
r
f
gs gd
ISS OSS RSS
D
S
θJC
θJA
= 250µA, VGS = 0V (Figure 10) 500 - - V
= VDS, ID = 250µA 2.0 - 4.0 V VDS = Rated BV VDS = 0.8 x Rated BV
> I
D(ON)
, VGS = 0V - - 25 µA
DSS
, VGS = 0V, TJ = 125oC - - 250 µA
DSS
x r
DS(ON)MAX
, VGS = 10V 2.5 - - A
VGS = ±20V - - ±100 nA
= 1.3A, VGS = 10V (Figures 8, 9) - 2.9 3.0 Ω
VDS≥ 10V, ID = 2.0A (Figure 12) 1.5 2.2 - S
= 250V, ID≈ 2.5A, RGS = 18Ω, RL = 100Ω, VGS = 10V MOSFET Switching Times are Essentially Independent of Operating Temperature
-1015ns
-1218ns
-2842ns
-1218ns
= 10V, ID = 2.5A, VDS = 0.8 x Rated BV
I
= 1.5mA (Figure 14)
G(REF)
Gate Charge is Essentially Independent of Operating Temperature
DSS
-1319nC
- 2.2 3.3 nC
- 6.8 10 nC
VDS = 25V, VGS = 0V, f = 1MHz (Figure 11)
- 350 - pF
-54-pF
- 9.6 - pF
Measured From the Drain Lead, 6.0mm (0.25in) From Package to Center of Die
Measured From the Source Lead, 6.0mm (0.25in) From Package to Source Bonding Pad
Modified MOSFET Symbol Showing the Internal Device Inductances
D
L
D
G
L
S
S
- 4.5 - nH
- 7.5 - nH
- - 2.5oC/W
Mounted on FR-4 Board with Minimum Mounting
- - 110oC/W
pad
4-408
Page 3
IRFR420, IRFU420
Source to Drain Diode Specifications
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current I Pulse Source to Drain Current
I
SDM
(Note 3)
Source to Drain Diode Voltage (Note 2) V Reverse Recovery Time t Reverse Recovery Charge Q
NOTES:
2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.
3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD= 50V, starting TJ=25oC, L = 60mH, RG=25Ω, peak IAS= 2.5A.
Modified MOSFET Symbol
SD
Showing the Integral Re­verse P-N Junction
D
- - 2.5 A
--8A
Rectifier
G
S
TJ = 25oC, ISD = 2.5A, VGS = 0V (Figure 13) - - 1.6 V
SD
TJ = 25oC, ISD = 2.5A, dISD/dt = 100A/µs 130 270 540 ns
rr
TJ = 25oC, ISD = 2.5A, dISD/dt = 100A/µs 0.57 1.2 2.3 µC
RR
Typical Performance Curves
1.2
1.0
0.8
0.6
0.4
0.2
POWER DISSIPATION MULTIPLIER
0
0 50 100 150
TC, CASE TEMPERATURE (oC)
Unless Otherwise Specified
FIGURE 1. NORMALIZED POWERDISSIPATION vs CASE
TEMPERATURE
10
0.5
1
0.2
0.1
0.05
0.1
0.02
, THERMAL IMPEDANCE
0.01
θJC
Z
-2
10
-5
10
SINGLE PULSE
-4
10
10
2.5
2.0
1.5
1.0
, DRAIN CURRENT (A)
D
I
0.5
0
25 75 125
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
-3
t1, RECTANGULAR PULSE DURATION (s)
-2
10
50 100
TC, CASE TEMPERATURE (oC)
CASE TEMPERATURE
P
DM
t
1
t
θJC
1/t2
+ T
2
C
NOTES: DUTY FACTOR: D = t PEAK TJ = PDM x Z
0.1 1 10
150
4-409
FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE
Page 4
IRFR420, IRFU420
Typical Performance Curves
10
1.0
, DRAIN CURRENT (A)
D
I
T
0.1
SINGLE PULSE
OPERATION IN THIS AREA IS LIMITED BY r
DS(ON)
= MAX RATED
J
-10-1
VDS, DRAIN TO SOURCE VOLTAGE (V)
Unless Otherwise Specified (Continued)
100µs
1ms
10ms
-100
-1000
5
VGS = 10V
4
3
2
, DRAIN CURRENT (A)
D
I
1
VGS = 4.0V
0
0 50 100 150 200
VDS, DRAIN TO SOURCE VOLTAGE (V)
PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
VGS = 6.0V
VGS = 5.5V
VGS = 5.0V
VGS = 4.5V
FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS
5
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
4
VGS = 10V
VGS = 6.0V
10
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX V
≥ 50V
DS
250
3
2
, DRAIN CURRENT (A)
D
I
1
0
0
4
VDS, DRAIN TO SOURCE VOLTAGE (V)
VGS = 5.5V
VGS = 5.0V
VGS4.0V
812 20
VGS = 4.5V
16
1
TJ = 150oC
0.1
, DRAIN CURRENT (A)
D
I
-2
10
02468
, GATE TO SOURCE VOLTAGE (V)
V
GS
TJ = 25oC
FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS
10
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
8
VGS = 10V
6
4
, DRAIN TO SOURCE
ON RESISTANCE (S)
DS(ON)
2
r
0
0246810
I
, DRAIN CURRENT (A)
D
VGS = 20V
3.0
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
= 10V, ID = 1.3A
V
GS
2.4
1.8
1.2
ON RESISTANCE
0.6
NORMALIZED DRAIN TO SOURCE
0
-40 0 40 , JUNCTION TEMPERATURE (oC)
T
J
10
80
120
160
FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE
VOLTAGE AND DRAIN CURRENT
4-410
FIGURE 9. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
Page 5
IRFR420, IRFU420
Typical Performance Curves
1.25 ID = 250µA
1.15
1.05
0.95
BREAKDOWN VOLTAGE
0.85
NORMALIZED DRAIN TO SOURCE
0.75
-40 0 40 , JUNCTION TEMPERATURE (oC)
T
J
Unless Otherwise Specified (Continued)
80
120
FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
4.0
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
3.2
2.4
1.6
, TRANSCONDUCTANCE (S)
fs
0.8
g
0
0 0.8 1.6 2.4 3.2 4.0
, DRAIN CURRENT (A)
I
D
TJ = 25oC
TJ = 150oC
160
750
600
C
ISS
450
C
OSS
300
C, CAPACITANCE (nF)
150
0
12 5102 5
C
RSS
VDS, DRAIN TO SOURCE VOLTAGE (V)
VGS= 0V, f = 1MHz C
= CGS + C C C
ISS RSS OSS
= C
≈ C
GD
DS
GD
+ C
GD
10
FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
100
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX VGS = 0V
10
TJ = 150oC
1
, SOURCE TO DRAIN CURRENT (A)
SD
I
0.1 0 0.3 0.6 0.9 1.2
, SOURCE TO DRAIN VOLTAGE (V)
V
SD
TJ = 25oC
1.5
2
FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE
20
ID = 2.5A
= 400V
V
16
12
8
, GATE TO SOURCE (V)
GS
4
V
0
0 48121620
Q
g(TOT)
DS
VDS = 250V V
= 100V
DS
, TOTAL GATE CHARGE (nC)
FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE
4-411
Page 6
IRFR420, IRFU420
Test Circuits and Waveforms
V
DS
BV
DSS
L
VARY t
TO OBTAIN
P
REQUIRED PEAK I
V
GS
AS
R
G
+
V
DD
-
DUT
0V
P
I
AS
0.01Ω
0
t
FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS
t
P
I
AS
t
AV
V
DS
V
DD
t
ON
t
d(ON)
t
R
L
+
V
R
G
DD
-
V
DS
0
r
90%
10%
DUT
V
GS
V
GS
10%
0
50%
PULSE WIDTH
FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS
V
DS
D
(ISOLATED SUPPLY)
SAME TYPE AS DUT
DUT
V
DD
Q
g(TOT)
Q
gd
Q
gs
V
DS
0
12V
BATTERY
0.2µF
50kΩ
CURRENT
REGULATOR
0.3µF
G
t
d(OFF)
90%
V
GS
t
OFF
50%
t
f
90%
10%
I
0
G(REF)
IG CURRENT
SAMPLING
RESISTOR RESISTOR
FIGURE 19. GATE CHARGE TEST CIRCUIT
4-412
S
CURRENT
I
D
SAMPLING
V
DS
I
G(REF)
0
FIGURE 20. GATE CHARGE WAVEFORMS
Page 7
IRFR420, IRFU420
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240
4-413
EUROPE
Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05
ASIA
Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029
Loading...