Datasheet IRFR120, IRFU120 Datasheet (Intersil)

IRFR120, IRFU120

Data Sheet July 1999

8.4A, 100V, 0.270 Ohm, N-Channel
Power MOSFETs

These are N-Channel enhancement mode silicon gate
power field effect transistors. They are advanced power
MOSFETs designed, tested, and guaranteed to withstand a
specified level of energy in the breakdown avalanche mode
of operation. All of these power MOSFETs are designed for
applications such as switching regulators, switching
convertors, motor drivers, relay drivers, and drivers for high
power bipolarswitching transistors requiring high speed and
low gate drive power. These types can be operated directly
from integrated circuits.

Formerly developmental type TA09594.

Ordering Information

PART NUMBER PACKAGE BRAND

IRFR120 TO-252AA IRFR120
IRFU120 TO-251AA IRFU120

File Number

Features

• 8.4A, 100V

DS(ON)

= 0.270Ω

•r

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount
Components to PC Boards”

Symbol

D

G

2414.2

NOTE: When ordering, use the entire part number.

Packaging

JEDEC TO-251AA JEDEC TO-252AA

SOURCE

DRAIN

GATE

DRAIN (FLANGE)

GATE

DRAIN

SOURCE

S

DRAIN

(FLANGE)

4-377

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRFR120, IRFU120

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRFR120, IRFU120 UNITS

Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P

DS

D
D

DM

GS

D

100 V
100 V

8.4

5.9
34 A

±20 V

50 W

A
A

Linear Derating Factor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.33 W/oC

Single Pulse Avalanche Energy Rating (Figure 14). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ,T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

L

pkg

36 mJ

-55 to 175

300
260

o

C

o

C

o

C

NOTE:

1. TJ= 25oC to 150oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate Threshold Voltage V

GS(TH)VGS

Zero Gate Voltage Drain Current I

On-State Drain Current (Note 2) I

D(ON)VDS

Gate to Source Leakage Current I
Drain to Source On Resistance (Note 2) r

DS(ON)ID

Forward Transconductance (Note 2) g
Turn-On Delay Time t

d(ON)

Rise Time t
Turn-Off Delay Time t

d(OFF)

Fall Time t
Total Gate Charge

Q

g(TOT)VGS

(Gate to Source + Gate to Drain)
Gate to Source Charge Q
Gate to Drain “Miller” Charge Q
Input Capacitance C
Output Capacitance C
Reverse Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Thermal Resistance, Junction to Case R
Thermal Resistance, Junction to Ambient R

DSSID

DSS

GSS

fs

r

f

gs
gd

ISS
OSS
RSS

D

S

θJC

θJA

= 250µA, VGS = 0V (Figure 10) 100 - - V

= VDS, ID = 250µA 2.0 - 4.0 V
VDS = Rated BV
VDS = 0.8 x Rated BV

> I

D(ON)

, VGS = 0V - - 25 µA

DSS

, VGS = 0V, TJ = 150oC - - 250 µA

DSS

x r

DS(ON)MAX

, VGS = 10V 8.4 - - A

VGS = ±20V - - ±500 nA

= 5.9A, VGS = 10V (Figures 8, 9) - 0.25 0.27 Ω
VDS≥ 50V, ID = 5.9A (Figure 12) 2.8 4.2 - S
VDD= 50V, ID≅ 8.4A, RGS = 18Ω, RL = 5.1Ω

MOSFET Switching Times are Essentially
Independent of Operating Temperature

- 8.8 13 ns

-3045ns

-1929ns

-2030ns

= 10V, ID = 8.4A, VDS = 0.8 x Rated BV

I

= 1.5mA (Figure 14) Gate Charge is

G(REF)

Essentially Independent of Operating Temperature

DSS

,

- 9.7 15 nC

- 2.2 3.3 nC

- 2.3 3.4 nC

VDS = 25V, VGS = 0V, f = 1MHz (Figure 11) - 350 - pF

- 130 - pF

-24-pF

Measured from the Drain
Lead, 6.0mm (0.25in) from
Package to Center of Die

Measured from the Source
Lead, 6.0mm (0.25in) from
Package to Source
Bonding Pad

Modified MOSFET
Symbol Showing the
Internal Device
Inductances

D

L

D

G

L

S

S

- 4.5 - nH

- 7.5 - nH

- - 3.0oC/W

Typical Solder Mount - - 110oC/W

4-378

Source to Drain Diode Specifications

IRFR120, IRFU120

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX

Continuous Source to Drain Current I
Pulse Source to Drain Current (Note 3) I

SD

SDM

Modified MOSFET
Symbol Showing the
Integral Reverse P-N

D

- - 8.4 A

- - 34 A

Junction Rectifier

G

S

Source to Drain Diode Voltage (Note 2) V
Reverse Recovery Time t
Reverse Recovery Charge Q

SD

RR

TJ=25oC, ISD= 8.4A, VGS= 0V (Figure 13) - - 2.5 V
TJ = 25oC, ISD = 8.4A, dISD/dt = 100A/µs 55 110 240 ns

rr

TJ = 25oC, ISD = 8.4A, dISD/dt = 100A/µs 0.25 0.53 1.1 µC

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD= 25V, starting TJ= 25oC, L = 770µH, RG= 25Ω, Peak IAS= 8.4A.

Typical Performance Curves

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0

25 50 75 100

0

0

T

C

, CASE TEMPERATURE (oC)

Unless Otherwise Specified

125

150

175

10

8

6

4

, DRAIN CURRENT (A)

D

I

2

0

25 75 125

50 100

TC, CASE TEMPERATURE (oC)

150

UNITS

175

FIGURE 1. NORMALIZED POWERDISSIPATIONvs CASE

TEMPERATURE

10

0.5

1

0.2

0.1

0.05

0.02

0.1

, THERMAL IMPEDANCE

θJC

Z

0.01
SINGLE PULSE

-2

10

-5

10

-4

10

-3

10

t1, RECTANGULAR PULSE DURATION (s)

FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

4-379

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

P

DM

t

1

t

2

NOTES:
DUTY FACTOR: D = t
PEAK TJ = PDM x Z

-2

10

0.1 1 10

θJC

1/t2

+ T

C

IRFR120, IRFU120

Typical Performance Curves

100

10

OPERATION IN THIS

1

, DRAIN CURRENT (A)

D

I

0.1

AREA IS LIMITED
BY r

DS(ON)

TJ = MAX RATED
T

= 25oC

C

SINGLE PULSE

VDS, DRAIN TO SOURCE VOLTAGE (V)

101

Unless Otherwise Specified (Continued)

10µs

100µs

1ms

10ms

DC

100

1000

15

12

9

6

, DRAIN CURRENT (A)

D

I

3

0

010203040

VGS = 10V

VGS = 8V

VDS, DRAIN TO SOURCE VOLTAGE (V)

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

15

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

12

VGS = 10V

VGS = 8.0V

100

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

≥ 50V

V

DS

VGS = 7V

VGS = 6V

VGS = 5V

VGS = 4V

50

9

6

, DRAIN CURRENT (A)

D

I

3

0

0

1
VDS, DRAIN TO SOURCE VOLTAGE (V)

VGS = 7.0V

VGS = 6.0V

VGS = 5.0V

VGS = 4.0V

23 5

4

10

1

, ON STATE DRAIN CURRENT (A)

DS(ON)

I

0.1
0246810

TJ = 175oC

, GATE TO SOURCE VOLTAGE (V)

V

GS

TJ = 25oC

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

2.5

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

2.0
VGS = 10V

1.5

1.0

, ON-STATE RESISTANCE (S)

0.5

DS(ON)

r

0

0 8 16 24 32 40

I

, DRAIN CURRENT (A)

D

VGS = 20V

3.0

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

V

= 10V, ID = 5.9A

GS

2.4

1.8

1.2

ON RESISTANCE

0.6

NORMALIZED DRAIN TO SOURCE

0

-40 0 40
, JUNCTION TEMPERATURE (oC)

T

J

80

120

160

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE

VOLTAGE AND DRAIN CURRENT

4-380

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

IRFR120, IRFU120

Typical Performance Curves

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-40 0 40
, JUNCTION TEMPERATURE (oC)

T

J

Unless Otherwise Specified (Continued)

80

120

160

FIGURE 10. NORMALIZED DRAIN TOSOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

5

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

V

≥ 50V

DS

4

TJ = 25oC

1000

VGS= 0V, f = 1MHz
C

= CGS + C

ISS

C

= C

RSS

800

C

≈ C

OSS

600

400

C, CAPACITANCE (pF)

200

0

12 5102 5

GD

GD

+ C

DS

GD

C

ISS

C

OSS

C

RSS

VDS, DRAIN TO SOURCE VOLTAGE (V)

100

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

100

PULSE DURATION = 80µs

DUTY CYCLE = 0.5% MAX

3

2

, TRANSCONDUCTANCE (S)

fs

1

g

0

03691215

, DRAIN CURRENT (A)

I

D

TJ = 175oC

10

TJ = 175oC

1

, SOURCE TO DRAIN CURRENT (A)

SD

I

0.1
0 0.4 0.8 1.2 1.6 2.0

, SOURCE TO DRAIN VOLTAGE (V)

V

SD

TJ = 25oC

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20

ID = 8.4A

16

12

8

, GATE TO SOURCE (V)

GS

4

V

VDS = 80V
VDS = 50V

= 20V

V

DS

4-381

0

0 3 6 9 12 15

Q

, GATE CHARGE (nC)

g

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

IRFR120, IRFU120

Test Circuits and Waveforms

V

DS

BV

DSS

L

VARY t

TO OBTAIN

P

REQUIRED PEAK I

V

GS

AS

R

G

+

V

DD

-

DUT

0V

P

I

AS

0.01Ω

0

t

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

t

P

I

AS

t

AV

V

DS

V

DD

R

G

V

GS

FIGURE 17. SWITCHING TIME TEST CIRCUIT

CURRENT

REGULATOR

12V

BATTERY

0.2µF

50kΩ

0.3µF

G

t

ON

t

d(ON)

t

R

L

+

V

DD

-

V

DS

0

r

90%

10%

DUT

V

GS

10%

0

50%

PULSE WIDTH

t

d(OFF)

90%

t

OFF

50%

t

f

90%

10%

FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

V

DS

(ISOLATED
SUPPLY)

SAME TYPE
AS DUT

D

DUT

V

DD

Q

g(TOT)

Q

gd

Q

gs

V

DS

V

GS

0

I

0

G(REF)

IG CURRENT

SAMPLING

RESISTOR RESISTOR

FIGURE 19. GATE CHARGE TEST CIRCUIT

4-382

S

CURRENT

I

D

SAMPLING

V

DS

I

G(REF)

0

FIGURE 20. GATE CHARGE WAVEFORMS

IRFR120, IRFU120

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

4-383

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]