Datasheet IRFU110 Datasheet (Intersil)

IRFR110, IRFU110

Data Sheet July 1999 File Number

4.7A, 100V, 0.540 Ohm, N-Channel Power
MOSFETs

These are N-Channel enhancement mode silicon gate
power field effect transistors designed, tested, and
guaranteed to withstand a specified level of energy in the
breakdown avalanche mode of operation. These advanced
power MOSFETs are designed for use in applications such
as switching regulators, switching converters, motor drivers,
relay drivers and drivers for high-power bipolar switching
transistors requiring high speed and low gate-drive power.
These transistors can be operated directly from integrated
circuits.

Formerly developmental type TA17441.

Ordering Information

PART NUMBER PACKAGE BRAND

IRFU110 TO-251AA IFU110
IRFR110 TO-252AA IFR110

NOTE: When ordering, use the entire part number.

Features

• 4.7A, 100V

DS(ON)

= 0.540Ω

•r

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

o

C Operating Temperature

• 175

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount
Components to PC Boards”

Symbol

D

G

3275.3

Packaging

JEDEC TO-251AA JEDEC TO-252AA

SOURCE

DRAIN

GATE

DRAIN (FLANGE)

GATE

SOURCE

S

DRAIN (FLANGE)

4-371

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRFR110, IRFU110

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRFR110, IRFU110 UNITS

Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

Drain to Gate Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

TC = 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

Pulsed Drain Current (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .P

DS

D
D

DM

GS

D

100 V
100 V

4.7 A

3.3 A
17 A

±20 V

30 W

Linear Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.2 W/oC

Single Pulse Avalanche Rating (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TJ,T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

L

pkg

19 mj

-55 to 175

300
260

o

C

o

C

o

C

NOTE:

1. TJ= 25oC to 150oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate to Threshold Voltage V
Zero Gate Voltage Drain Current I

DSSID

GS(TH)VGS

DSS

= 250µA, VGS = 0V (Figure 10) 100 - - V

= VDS, ID = 250µA 2-4V
VDS = Rated BV
VDS = 0.8 x Rated BV

, VGS = 0V - - 25 µA

DSS

, VGS = 0V,

DSS

- - 250 µA

TJ = 150oC

On-State Drain Current I
Gate to Source Leakage Current I
Drain to Source On Resistance

r

D(ON)VDS

GSS

DS(ON)ID

> I

D(ON)

x r

DS(ON)MAX

, VGS = 10V 4.7 - - A

VGS = ±20V - - ±100 nA

= 3.3A, VGS = 10V (Figures 8, 9) - 0.41 0.540 Ω

(Note 4)
Forward Transconductance (Note 4) g
Turn-On Delay Time t

d(ON)VDD

Rise Time t
Turn-Off Delay Time t

d(OFF)

Fall Time t
Total Gate Charge Q

g(TOT)VGS

Gate to Source Charge Q
Gate to Drain “Miller” Charge Q

Input Capacitance C
Output Capacitance C
Reverse Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Junction to Case R
Junction to Ambient R

VDS = 50V, IDS = 3.3A (Figure 12) 1.3 2.0 - S

fs

= 50V, I
VGS = 10V

r

MOSFET Switching Times are Essentially Indepen­dent of Operating Temperature

f

= 10V, I

RL = 14Ω, I

gs

Gate Charge is Essentially Independent of Operat­ing Temperature

gd

VGS = 0V, VDS = 25V, f = 1.0MHz

ISS

(Figure 11)

OSS
RSS

Measured from the

D

Drain Lead, 6mm
(0.25in) from Package
to Center of Die

Measured from The

S

Source Lead, 6mm
(0.25in)from Header to
Source Bonding Pad

θJC

Free Air Operation - - 110

θJA

≈ 5.6A, R

D

≈5.6A, V

D

= 1.5mA (Figure 14)

G(REF)

= 24Ω, RL = 9.1Ω,

GS

= 0.8 x Rated BV

DS

Modified MOSFET
Symbol Showing the
Internal Devices
Inductances

G

- 7.6 11 ns

-2436ns

-1421ns

-1421ns

,

DSS

- 5.2 7.7 nC

- 1.5 - nC

- 2.2 - nC

- 180 - pF

-82-pF

-15-pF

- 4.5 - nH

D

L

D

L

S

S

- 7.5 - nH

- - 5.0

o
o

C/W
C/W

4-372

IRFR110, IRFU110

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current I

SD

Modified MOSFET
Symbol Showing the

Pulse Source to Drain Current (Note 2) I

Source to Drain Diode Voltage (Note 4) V
Reverse Recovery Time t
Reverse Recovery Charge Q

SDM

Integral Reverse
P-N Junction Diode

TJ = 25oC, ISD = 4.7A, VGS = 0V (Figure 13) - - 2.5 V

SD

TJ = 25oC, ISD = 5.6A, dISD/dt = 100A/µs 46 96 200 ns

rr

TJ = 25oC, ISD = 5.6A, dISD/dt = 100A/µs 0.17 0.38 0.83 µC

RR

G

NOTES:

2. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

3. VDD = 25V, starting TJ= 25oC, L = 1.3mH, RG = 25Ω, peak IAS = 4.7A.

4. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

D

- - 4.7 A

- - 17 A

S

Typical Performance Curves

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0

0

0

25 50 75 100 125 150 175

TC, CASE TEMPERATURE (oC)

Unless Otherwise Specified

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE

TEMPERATURE

10

0.5

0.2

1

0.1

0.05

0.1

-5

10

0.02

0.01

SINGLE PULSE

-4

10

10

t1, RECTANGULAR PULSE DURATION (s)

, TRANSIENT

JC

θ

Z

THERMAL IMPEDANCE

0.01

5

4

3

2

, DRAIN CURRENT (A)

D

I

1

0

25 50 75 100 125 175

, CASE TEMPERATURE (oC)

T

C

150

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

P

DM

t

1

t

NOTES:
DUTY FACTOR: D = t
PEAK TJ = PDM x Z

-3

-2

10

-1

10

1

2

1/t2

+ T

JC

C

θ

10

4-373

FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

IRFR110, IRFU110

Typical Performance Curves

2

10

10

1.0

, DRAIN CURRENT (A)

D

I

0.1

OPERATION IN THIS
AREA LIMITED

BY r

DS(ON)

11010

VDS, DRAIN TO SOURCE VOLTAGE (V)

Unless Otherwise Specified (Continued)

TC = 25oC
TJ = MAX RATED
SINGLE PULSE

10µs
100µs

1ms

10ms

DC

2

3

10

10

8

6

4

, DRAIN CURRENT (A)

D

I

2

0

01020304050

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

, DRAIN TO SOURCE VOLTAGE (V)

V

DS

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

10

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

8

6

VGS 10V

VGS 8V

VGS 7V

10

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

V

≥ 50V

DS

1

TJ = 175oC

TJ = 25oC

VGS = 10V

VGS = 8V

VGS = 7V

VGS = 6V

VGS = 5V
VGS = 4V

4

, DRAIN CURRENT (A)

D

I

2

0

0246810

V

, DRAIN TO SOURCE VOLTAGE (V)

DS

VGS = 6V

VGS 5V
VGS 4V

0.1

, DRAIN CURRENT (A)

D

I

-2

10

0246810

V

, GATE TO SOURCE VOLTAGE (V)

GS

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

5

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

4

3

2

, DRAIN TO SOURCE

ON RESISTANCE (Ω)

1

DS(ON)

r

0

0 4 8121620

VGS = 10V

ID, DRAIN CURRENT (A)

VGS = 20V

3.0

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

= 10V

V

GS

2.4

1.8

1.2

ON RESISTANCE

0.5

NORMALIZED DRAIN TO SOURCE

0

-60 -40 -20 0 20 40 60 80 100 120 140 160 180
T

, JUNCTION TEMPERATURE (oC)

J

ID = 3.3A

FIGURE 8. DRAIN TO SOURCE ON RESISTANCEvs GATE

VOLTAGE AND DRAIN CURRENT

4-374

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

IRFR110, IRFU110

Typical Performance Curves

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-60 -40 -20 0 20 40 60 80 100 120 140 160 180
T

, JUNCTION TEMPERATURE (oC)

J

Unless Otherwise Specified (Continued)

FIGURE 10. DRAIN TO SOURCE BREAKDOWN VOLTAGEvs

JUNCTION TEMPERATURE

2.5

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX
V

≥ 50V

DS

2.0

1.5

1.0

TJ = 25oC

TJ = 175oC

500

VGS = 0V, f = 1MHz
C

= CGS + CGD

ISS

C

= CGD

RSS

400

C

≈ CDS + CGS

OSS

300

C

C

RSS

ISS

C

OSS

10

200

C, CAPACITANCE (pF)

100

0

110

VDS, DRAIN TO SOURCE VOLTAGE (V)

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

2

10

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX

10

TJ = 175oC

1.0

2

, TRANSCONDUCTANCE (S)

0.5

fs

g

0

0246810

, DRAIN CURRENT (A)

I

D

, SOURCE TO DRAIN CURRENT (A)

SD

I

0.1
0 0.4 0.8 1.2 1.6 2.0

VSD, SOURCE TO DRAIN VOLTAGE (V)

TJ = 25oC

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20

ID = 5.6A

16

12

8

4

, GATE TO SOURCE VOLTAGE (V)

GS

V

0

0246810

VDS = 80V
VDS = 50V
VDS = 20V

Q

, GATE CHARGE (nC)

g

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

4-375

IRFR110, IRFU110

Test Circuits and Waveforms

V

DS

BV

DSS

L

VARY t

TO OBTAIN

P

REQUIRED PEAK I

V

GS

AS

R

G

+

V

DD

-

DUT

0V

P

I

AS

0.01Ω

0

t

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

t

P

I

AS

t

AV

V

DS

V

DD

t

ON

t

d(ON)

t

R

L

+

V

R

G

DD

-

V

DS

90%

0

r

10%

DUT

V

GS

V

GS

10%

0

50%

PULSE WIDTH

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

V

DS

D

S

CURRENT

I

D

SAMPLING

(ISOLATED
SUPPLY)

SAME TYPE
AS DUT

DUT

V

DS

V

DD

Q

g(TOT)

Q

gd

Q

gs

V

DS

0

I

G(REF)

0

12V

BATTERY

0

0.2µF

50kΩ

I

G(REF)

CURRENT

REGULATOR

0.3µF

G

IG CURRENT

SAMPLING

RESISTOR RESISTOR

t

d(OFF)

90%

V

GS

t

OFF

50%

t

f

90%

10%

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

4-376

IRFR110, IRFU110

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reservesthe right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third partieswhich may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

4-377

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]