Datasheet IRFF9220 Datasheet (Intersil)

IRFF9220

Data Sheet July 1998 File Number 2288.2

-2.5A, -200V, 1.5 Ohm, P-Channel Power
MOSFETs

These are advanced power MOSFETs designed, tested, and
guaranteed to withstand a specified level of energy in the
breakdown avalanche mode of operation. The y are P-Channel
enhancement mode silicon gate power field effect transistors
designed for applications such as switching regulators ,
switchingconverters,motor drivers, relay drivers and drivers for
high power bipolar switching transistors requiring high speed
and low gate drivepower.Thesetypescan be operated directly
from integrated circuits.

Formerly develpomental type TA17502.

Ordering Information

PART NUMBER PACKAGE BRAND

IRFF9220 TO-205AF IRFF9220

NOTE: When ordering, use the entire part number.

Packaging

JEDEC TO-205AF

Features

• -2.5A, -200V

DS(ON)

= 1.5Ω

•r

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

Symbol

D

G

S

DRAIN
(CASE)

SOURCE

GATE

4-107

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRFF9220

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRFF9220 UNITS

Drain to Source Breakdown Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .P

DS

D

DM

GS

D

-200 V

-200 V

-2.5 A

-10 A

±20 V

20 W

Linear Derating Factor. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.16 W/oC

Single Pulse Avalanche Energy Rating (Note 4). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .E

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ,T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation of the
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

L

290 mJ

-55 to 150

300

o

C

o

C

NOTE:

1. TJ= 25oC to 125oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate Threshold Voltage V

GS(TH)VGS

Zero Gate Voltage Drain Current I

On-State Drain Current (Note 2) I

D(ON)VDS

Gate to Source Leakage Current I
Drain to Source On Resistance (Note 2) r

DS(ON)ID

Forward Transconductance (Note 2) g

Turn-On Delay Time t

d(ON)VDD

Rise Time t
Turn-Off Delay Time t

d(OFF)

Fall Time t

Total Gate Charge

Q

g(TOT)VGS

(Gate to Source + Gate to Drain)
Gate to Source Charge Q
Gate to Drain “Miller” Charge Q
Input Capacitance C
Output Capacitance C
Reverse Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Thermal Resistance Junction to Case R
Thermal Resistance

R

DSSID

DSS

GSS

fs

r

f

gs
gd

ISS
OSS
RSS

D

S

θJC
θJA

= -250µA, VGS = 0V, (Figure 10) -200 - - V

= VDS, ID = -250µA -2 - -4 V
VDS = Rated BV
VDS = 0.8 x Rated BV

> I

D(ON)

, VGS = 0V - - -25 µA

DSS

, VGS = 0V, TC = 125oC - - -250 µA

DSS

x r

DS(ON)MAX

, VGS = -10V -2.5 - - A

VGS = ±20V - - ±100 nA

= 1.5A, VGS = -10V, (Figures 8, 9) - 1.0 1.5 Ω

VDS > I

D(ON)

x r

DS(ON)MAX

, ID = 1.5A,

1 1.8 - S

(Figure 12)

= 0.5 x Rated BV
RL = 38.5Ω for BV
RL = 28.5Ω for BV
(Figures 17, 18) MOSFET Switching Times are
Essentially Independent of Operating
Temperature

= -10V, ID = -2.5A, VDS = 0.8 x Rated BV
I

= -1.5mA, (Figures 14, 19, 20)

G(REF)

Gate Charge is Essentially Independent of
Operating Temperature

, ID = -2.5A, RGS= 9.1Ω,

DSS

= -200V

DSS

= -150V

DSS

DSS

-1540ns

-2550ns

- 80 120 ns

-5075ns

-1622nC

-9-nC

-7-nC

VDS = -25V, VGS = 0V, f = 1MHz, (Figure 11) - 350 - pF

- 100 - pF

-30- pF

Measured From the Drain
Lead, 5mm (0.2in) From
Header To Center of Die

MeasuredFromthe Source
Lead, 5mm (0.2in) From
Header to Source Bonding
Pad

Modified MOSFET
Symbol Showing the In­ternal Devices
Inductances

D

L

D

G

L

S

S

- 5.0 - nH

-15- nH

- - 6.25oC/W

Typical Socket Mount - - 175

o

C/W

Junction to Ambient

4-108

IRFF9220

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current I
Pulse Source to Drain Current

I

SDM

(Note 3)

Source to Drain Diode Voltage (Note 2) V
Reverse Recovery Time t
Reverse Recovery Charge Q

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD= 50V, starting TJ= 25oC, L = 69.6mH, RG= 25Ω, peak IAS= 2.5A (Figures 15, 16).

Modified MOSFET Symbol

SD

Showing the Integral Re-

D

verse P-N Junction Rectifier

G

S

TC = 25oC, ISD = -2.5A, VGS = 0V, (Figure 13) - - -1.5 V

SD

TJ = 150oC, ISD = -2.5A, dISD/dt = 100A/µs - 300 - ns

rr

TJ = 150oC, ISD = -2.5A, dISD/dt = 100A/µs - 1.9 - µC

RR

- - -2.5 A

- - -10 A

Typical Performance Curves Unless Otherwise Specified

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0

0 25 50 75 100 150

TC, CASE TEMPERATURE (oC)

125

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE

TEMPERATURE

1.0

0.5

0.2

TRANSIENT THERMAL IMPEDANCE

0.01

0.1

0.05

0.02

0.01

-5

10

10

SINGLE PULSE

-4

-3

10

t1, RECTANGULAR PULSE DURATION (s)

0.1

NORMALIZED

θJC,

Z

-2.5

-2.0

-1.5

-1.0

, DRAIN CURRENT (A)

D

I

-0.5

0

25 75 125

50 100

TC, CASE TEMPERATURE (oC)

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

P

DM

t

1

t

θJC

1/t2

2

x R

NOTES:
DUTY FACTOR: D = t

PEAK TJ = PDM x Z

-2

10

-1

10

1

θJC

+ T

150

C

10

4-109

FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

IRFF9220

Typical Performance Curves Unless Otherwise Specified (Continued)

-20

-10

-1.0

OPERATION IN THIS AREA
IS LIMITED BY r

-0.1

, DRAIN CURRENT (A)

D

I

TC = 25oC

= MAX RATED

T

J

SINGLE PULSE

-0.01

-1.0 -10 -100
V

DS

DS(ON)

, DRAIN TO SOURCE VOLTAGE (V)

10µs

100µs

1ms

10ms

100ms
DC

-1000

-5

-10V

-9V

-4

-3

-2

, DRAIN CURRENT (A)

D

I

-1

0

0 -10 -20 -30 -40

VGS = -8V

PULSE DURATION = 80µs

, DRAIN TO SOURCE VOLTAGE (V)

V

DS

VGS = -7V

VGS = -6V

VGS = -5V

VGS = -4V

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

-5
PULSE DURATION = 80µs

-4

-3

-2

, DRAIN CURRENT (A)

D

I

-1

0

0

-1
VDS, DRAIN TO SOURCE VOLTAGE (V)

VGS = -7V

VGS = -8V

VGS = -9V

VGS = -10V

VGS = -6V

VGS = -5V

VGS = -4V

-2 -3 -5

-4

-5
PULSE DURATION = 80µs

≥ I

D(ON)

x r

V

GS

V

DS

-4

-3

-2

-1

, DRAIN TO SOURCE CURRENT (A)

D(ON)

I

0

0 -2-4 -6-8-10

MAX

DS(ON)

TJ = 125oC

TJ = 25oC

TJ = -55oC

, GATE TO SOURCE VOLTAGE (V)

-50

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

5

PULSE DURATION = 2µs

4

3

VGS= -10V

2

, DRAIN TO SOURCE

ON RESISTANCE (Ω)

DS(ON)

r

1

0

0

4

8

ID, DRAIN CURRENT (A)

VGS= -20V

12 16

FIGURE 8. DRAIN TO SOURCE ON RESISTANCEvs GATE

VOLTAGE AND DRAIN CURRENT

20

2.5
VGS = -10V, ID = -1.5A

2.0

1.5

1.0

ON RESISTANCE

0.5

NORMALIZED DRAIN TO SOURCE

0

-40 0 40
, JUNCTION TEMPERATURE (oC)

T

J

FIGURE 9. NORMALIZED DRAIN TOSOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

4-110

80

120

160

IRFF9220

Typical Performance Curves Unless Otherwise Specified (Continued)

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-40 0 40
T

, JUNCTION TEMPERATURE (oC)

J

80 120 160

FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

4.0
PULSE DURATION = 80µs

3.2

TJ = -55oC

2.4

TJ = 25oC

500

400

300

200

C, CAPACITANCE (pF)

100

0

0

-10

VDS, DRAIN TO SOURCE VOLTAGE (V)

-20

VGS= 0V, f = 1MHz
C

= CGS + C

ISS

C

= C

RSS

C

≈ CDS+ C

OSS

C

ISS

C

OSS

C

RSS

-30 -40

GD

GD

GD

-50

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

-100

-10
TJ = 150oC

1.6

0.8

, TRANSCONDUCTANCE (S)

fs

g

0

0-1-2-3-4

ID, DRAIN CURRENT (A)

TJ = 125oC

-1.0

, SOURCE TO DRAIN CURRENT (A)

SD

I

-5

-0.1

-0.4
V

SD

TJ = 25oC

-0.8 -1.4

-1.0 -1.2 -1.6 -1.8-0.6

, SOURCE TO DRAIN VOLTAGE (V)

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

0

-5

-10

-15

, GATE TO SOURCE VOLTAGE (V)

GS

V

-20
0 4 8 121620

Q

VDS = -100V

VDS = -60V
VDS = -40V

, TOTAL GATE CHARGE (nC)

g(TOT)

ID = -2.5A

4-111

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

IRFF9220

Test Circuits and Waveforms

V

DS

VARY t

TO OBTAIN

P

REQUIRED PEAK I

0V
V

GS

t

P

AS

L

R

G

-

V

DD

+

DUT

I

AS

0.01Ω

0

V

DD

I

AS

t

P

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

BV

t

AV

DSS

V

DS

t

ON

t

d(ON)

t

R

L

DUT

R

V

GS

G

-

V

DD

+

0

V

DS

V

GS

0

r

10%

90%

10%

50%

PULSE WIDTH

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

-V

DS

D

(ISOLATED
SUPPLY)

DUT

0

V

DS

Q

gs

Q

gd

12V

BATTERY

0.2µF

50kΩ

CURRENT

REGULATOR

0.3µF

t

d(OFF)

V

GS

t

OFF

50%

90%

90%

t

f

10%

Q

g(TOT)

S

CURRENT

I

D

SAMPLING

DUT

+V

DS

V

DD

0

I

G(REF)

G

0

I

G(REF)

IG CURRENT

SAMPLING

RESISTOR RESISTOR

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

4-112

IRFF9220

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only.Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

4-113

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]