Datasheet IRF9630, RF1S9630SM Datasheet (Intersil)

Page 1
IRF9630, RF1S9630SM
Data Sheet July 1999
6.5A, 200V, 0.800 Ohm, P-Channel Power MOSFETs
These are P-Channel enhancement mode silicon gate power field effect transistors. They are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers and drivers for other high-power switching devices. The high input impedance allows these types to be operated directly from integrated circuits.
Formerly developmental type TA17512.
Ordering Information
P AR T NUMBER P ACKAGE BRAND
IRF9630 TO-220AB IRF9630 RF1S9630SM TO-263AB RF1S9630
NOTE: When ordering, usetheentirepartnumber.Add the suffix 9Ato obtain the TO-263AB variant in the tape and reel, i.e., RF1S9630SM9A.
File Number
Features
• 6.5A, 200V
DS(ON)
= 0.800Ω
•r
• Single Pulse Avalanche Energy Rated
• SOA is Power Dissipation Limited
• Nanosecond Switching Speeds
• Linear Transfer Characteristics
• High Input Impedance
• Related Literature
- TB334 “Guidelines for Soldering Surface Mount Components to PC Boards”
Symbol
D
G
S
2224.3
Packaging
DRAIN (FLANGE)
JEDEC TO-220AB JEDEC TO-263AB
SOURCE
DRAIN
GATE
GATE SOURCE
DRAIN
(FLANGE)
4-27
CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.
http://www.intersil.com or 407-727-9207
| Copyright © Intersil Corporation 1999
Page 2
IRF9630, RF1S9630SM
Absolute Maximum Ratings T
= 25oC, Unless Otherwise Specified
C
IRF9630,
RF1S9630SM UNITS
Drain to Source Voltage (Note 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
DGR
Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
TC= 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I
Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I
Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V
Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . P
DS
D D
DM
GS
D
-200 V
-200 V
-6.5
-4
-26 A
±20 V
75 W
A A
Dissipation Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.6 W/oC
Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E
Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TJ, T
AS
STG
Maximum Temperature for Soldering
Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T
Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T
CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
L
pkg
500 mJ
-55 to 150
300 260
o
C
o
C
o
C
NOTE:
1. TJ = 25oC to 125oC
Electrical Specifications T
= 25oC, Unless Otherwise Specified
C
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Drain to Source Breakdown Voltage BV Gate Threshold Voltage V
GS(TH)VGS
Zero Gate Voltage Drain Current I
On-State Drain Current (Note 2) I
D(ON)
Gate to Source Leakage Current I On Resistance (Note 2) r
DS(ON)ID
Forward Transconductance (Note 2) g
Turn-On Delay Time t
d(ON)
Rise Time t Turn-Off Delay Time t Fall Time t Total Gate Charge
Q
g(TOT)VGS
(Gate to Source + Gate to Drain) Gate to Source Charge Q Gate to Drain (“Miller”) Charge Q Input Capacitance C Output Capacitance C Reverse Transfer Capacitance C Internal Drain Inductance L
Internal Source Inductance L
Thermal Resistance Junction to Case R Thermal Resistance Junction to Ambient R
DSSID
DSS
GSS
fs
r
d(off)
f
gs
gd
ISS OSS RSS
D
S
θJC θJA
= -250µA, VGS = 0V(Figure 10) -200 - - V
= VDS, ID = -250µA -2 - -4 V VDS = Rated BV VDS = 0.8 x Rated BV VDS > I
D(ON)
, VGS = 0V - - -25 µA
DSS
, VGS = 0V, TC= 125oC - - -250 µA
DSS
x r
DS(ON)MAX
, VGS = -10V -6.5 - - A
VGS = ±20V - - ±100 nA
= -3.5A, VGS = -10V (Figures 8, 9) - 0.500 0.800 Ω
VDS≥ I
D(ON)
x r
DS(ON)MAX
, ID = -3.5A
2.2 3.5 - S
(Figure 12) VDD = -100V, ID≈ -6.5A, RG = 50Ω
RL = 15.4Ω (Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature
-3050ns
- 50 100 ns
- 50 100 ns
-4080ns
= -10V, ID = -6.5A, VDS = 0.8 x Rated BV I
= -1.5mA (Figures 14, 19, 20)
g(REF)
Gate Charge is Essentially Independent of Operating Temperature
VDS = -25V, VGS = 0V, f = 1MHz (Figure 11)
DSS
-3145nC
-18- nC
-13- nC
- 550 - pF
- 170 - pF
-50- pF
Measured From the Contact Screw On Tab To the Center of Die
Measured From the Drain Lead, 6mm (0.25in) From Package to the Center of Die
MeasuredFrom the Source Lead, 6mm (0.25in) From Package to Source Bond­ing Pad
Typical Socket Mount - - 80
Modified MOSFET Symbol Showing the Internal Devices Inductances
D
L
D
G
L
S
S
- 3.5 - nH
- 4.5 - nH
- 7.5 - nH
- - 1.67
o o
C/W C/W
4-28
Page 3
IRF9630, RF1S9630SM
Source to Drain Diode Specifications
PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS
Continuous Source to Drain Current I Pulse Source to Drain Current
SD
I
SDM
(Note 3)
Source to Drain Diode Voltage (Note 2) V
SD
Reverse Recovery Time t Reverse Recovery Charge Q
RR
NOTES:
2. Pulse Test: Pulse width ≤ 300µs, duty cycle ≤ 2%.
3. Repetitive Rating: Pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
4. VDD= 50V, starting TJ= 25oC, L = 17.75mH, RG= 25Ω, peak IAS= 6.5A. (Figures 15, 16).
ModifiedMOSFET Symbol Showing the Integral Re­verse P-N Junction Diode
D
G
S
- - -6.5 A
- - -26 A
TJ = 25oC, ISD = -6.5A, VGS = 0V (Figure 13) - - -1.5 V TJ = 150oC, ISD = -6.5A, dISD/dt = 100A/µs - 400 - ns
rr
TJ = 150oC, ISD = -6.5A, dISD/dt = 100A/µs - 2.6 - µC
Typical Performance Curves
1.2
1.0
0.8
0.6
0.4
0.2
POWER DISSIPATION MULTIPLIER
0
0 50 100 150
TC, CASE TEMPERATURE (oC)
Unless Otherwise Specified
FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE
TEMPERATURE
1
0.5
-10
-8
-6
-4
, DRAIN CURRENT (A)
D
I
-2
0
050
75 125
TC, CASE TEMPERATURE (oC)
100
FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs
CASE TEMPERATURE
150
0.2
0.1
0.1
, NORMALIZED
qJC
Z
0.05
0.02
0.01
THERMAL IMPEDENCE
0.01
-5
10
SINGLE PULSE
-4
10
-3
10
t1, RECTANGULAR PULSE DURATION (s)
-2
10
-1
10
FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE
4-29
P
DM
NOTES: DUTY FACTOR: D = t PEAK TJ = PDM x Z
1
t
1
t
t
2
2
1/t2
x R
JC
θ
+ T
JC
C
θ
10
Page 4
IRF9630, RF1S9630SM
Typical Performance Curves
-100
-10
-1
, DRAIN CURRENT (A)
D
I
-0.1
OPERATION IN THIS AREA MAY BE LIMITED BY r
VDS, DRAIN TO SOURCE VOLTAGE (V)
DS(ON)
-10-1
Unless Otherwise Specified (Continued)
TC = 25oC
= MAX RATED
T
J
SINGLE PULSE
10µs 100µs
1ms
10ms 100ms
DC
-100
-1000
-15 VGS = -10V
-12
-9
-6
, DRAIN CURRENT (A)
D
I
-3
0 -10 -20 -30 -40
VDS, DRAIN TO SOURCE VOLTAGE (V)
-9V
VGS = -8V
VGS = -7V
VGS = -6V
VGS = -5V
VGS = -4V
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS
-20
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
-16
-12
-8
, DRAIN CURRENT (A)
D
I
-4
0
0
-2 VDS, DRAIN TO SOURCE VOLTAGE (V)
V
= -10V
GS
V
= -9V
GS
VGS = -8V VGS = -7V
VGS = -6V
VGS = -5V VGS = -4V
-4 -6 -10
-8
-15
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
-12
-9
-6
-3
, ON-STATE DRAIN CURRENT (A)
D(ON)
I
0
0 -4 -6 -8 -10-2
VGS, GATE TO SOURCE VOLTAGE (V)
-55oC 25oC
-125oC
-50
FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS
2.0
1.6
1.2
0.8
RESISTANCE (Ω)
, DRAIN TO SOURCE ON
0.4
DS(ON)
r
0
0
-5 I
, DRAIN CURRENT (A)
D
-10
VGS= -10V
VGS= -20V
-15 -20
NOTE: Heating effect of 2µs pulse is minimal.
FIGURE 8. DRAIN TO SOURCE ON RESISTANCEvs GATE
VOLTAGE AND DRAIN CURRENT
4-30
-25
2.5
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
2.0
1.5
1.0
ON RESISTANCE
0.5
NORMALIZED DRAIN TO SOURCE
0
-40 0 40 T
, JUNCTION TEMPERATURE (oC)
J
80
FIGURE 9. NORMALIZED DRAIN TO SOURCE ON
RESISTANCE vs JUNCTION TEMPERATURE
120 160
Page 5
IRF9630, RF1S9630SM
Typical Performance Curves
1.25
1.15
1.05
0.95
BREAKDOWN VOLTAGE
0.85
NORMALIZED DRAIN-TO-SOURCE
0.75
-40 0 40 80 , JUNCTION TEMPERATURE (oC)
T
J
Unless Otherwise Specified (Continued)
120 160
FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN
VOLTAGE vs JUNCTION TEMPERATURE
7.0
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
5.6 TJ = -55oC
4.2
TJ = 25oC
2000
VGS= 0V, f = 1MHz C
= CGS + C
C
1600
C
1200
800
C, CAPACITANCE (pF)
400
C
0
0
ISS RSS OSS
RSS
= C
GD
GD
≈ CDS+ C
C
GD
ISS
C
OSS
10
V
DS
20
, DRAIN TO SOURCE VOLTAGE (V)
30 40
FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE
-100
PULSE DURATION = 80µs DUTY CYCLE = 0.5% MAX
-10
TJ = 150oC
50
2.8
, TRANSCONDUCTANCE (S)
1.4
fs
g
0
0 -3 -6 -9 -12
ID, DRAIN CURRENT (A)
TJ = 125oC
-15
-1.0
, DRAIN CURRENT (A)
SD
I
-0.1
-0.4 VSD, SOURCE TO DRAIN VOLTAGE (V)
TJ = 25oC
-0.8 -1.4
-1.0 -1.2 -1.6 -1.8-0.6
FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE
0
- 5
- 10
, GATE TO SOURCE (V)
GS
V
- 15
0 8 16 24 40
VDS = -160V
VDS = -100V
, TOTAL GATE CHARGE (nC)
Q
g(TOT)
ID = -8A
VDS = -40V
42
4-31
FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE
Page 6
IRF9630, RF1S9630SM
Test Circuits and Waveforms
V
DS
TO OBTAIN
VARY t
P
REQUIRED PEAK I
0V
t
P
-V
GS
AS
L
R
G
­V
DD
+
DUT
I
AS
0.01Ω
0
V
DD
I
AS
t
P
FIGURE 15. UNCLAMPED INDUCTIVE ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS
BV
t
AV
V
DS
DSS
V
GS
12V
BATTERY
R
L
DUT
R
G
FIGURE 17. SWITCHING TIME TEST CIRCUIT
CURRENT
REGULATOR
-
0.2µF
+
50kΩ
0.3µF
D
-
V
DD
+
-V
DS
(ISOLATED SUPPLY)
DUT
t
ON
t
d(ON)
t
0
V
DS
V
GS
0
10%
r
10%
90%
50%
PULSE WIDTH
FIGURE 18. RESISTIVE SWITCHING WAVEFORMS
0
V
DS
Q
gs
Q
gd
t
d(OFF)
V
GS
t
OFF
50%
90%
90%
t
f
10%
Q
G
0
I
G(REF)
IG CURRENT
SAMPLING
RESISTOR RESISTOR
DUT
S
CURRENT
I
D
SAMPLING
+V
DS
V
DD
0
I
G(REF)
g(TOT)
FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS
4-32
Page 7
IRF9630, RF1S9630SM
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only.Intersil Corporation reserv esthe right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
Sales Office Headquarters
NORTH AMERICA
Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240
4-33
EUROPE
Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05
ASIA
Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029
Loading...