Datasheet IRF9520 Datasheet (Intersil)

IRF9520

Data Sheet July 1999

6A, 100V, 0.600 Ohm, P-Channel Power
MOSFET

This advanced power MOSFET is designed, tested, and
guaranteed to withstand a specified level of energy in the
breakdown avalanche mode of operation. These are
P-Channel enhancement mode silicon gate power field
effecttransistors designed for applications such as switching
regulators, switching converters, motor drivers, relay drivers
and drivers for high power bipolar switching transistors
requiring high speed and low gate drive power. These types
can be operated directly from integrated circuits.

Formerly developmental type TA17501.

Ordering Information

PART NUMBER PACKAGE BRAND

IRF9520 TO-220AB IRF9520

NOTE: When ordering, use the entire part number.

File Number

Features

• 6A, 100V

DS(ON)

= 0.600Ω

•r

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

Symbol

D

G

S

2281.3

Packaging

JEDEC TO-220AB

SOURCE

DRAIN

GATE

DRAIN (FLANGE)

4-3

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRF9520

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRF9520 UNITS

Drain to Source Breakdown Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DS

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

TC =100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DM

GS

Maximum Power Dissipation (Figure 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .P

D
D

D

-100 V

-100 V

-6

-4

-24 A

±20 V

40 W

A
A

Linear Derating Factor (Figure 1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.32 W/oC

Single Pulse Avalanche Energy Rating (Note 4). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . E

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TJ,T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

L

pkg

370 mJ

-55 to 150

300
260

o

C

o

C

o

C

NOTE:

1. TJ = 25oC to TJ = 125oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate Threshold Voltage V
Zero Gate Voltage Drain Current I

DSSID

GS(TH)VGS

DSS

= -250µA, VGS = 0V (Figure 10) -100 - - V

= VDS, ID = -250µA -2 - -4 V
VDS = Rated BV
VDS = 0.8 x Rated BV

, VGS = 0V - - -25 µA

DSS

DSS

, VGS = 0V

- - -250 µA

TC = 125oC

On-State Drain Current (Note 2) I

D(ON)

Gate to Source Leakage Current I
Drain to Source On Resistance (Note 2) r

DS(ON)ID

Forward Transconductance (Note 2) g

Turn-On Delay Time t

d(ON)

Rise Time t
Turn-Off Delay Time t

d(OFF)

Fall Time t
Total Gate Charge

Q

g(TOT)VGS

(Gate to Source + Gate to Drain)
Gate to Source Charge Q
Gate to Drain “Miller” Charge Q
Input Capacitance C
Output Capacitance C
Reverse Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Thermal Resistance Junction-to-Case R
Thermal Resistance Junction-to-Ambient R

GSS

OSS
RSS

VDS > I

D(ON)

x r

DS(ON) MAX

, VGS = -10V -6 - - A

VGS = ±20V - - ±100 nA

= -3.5A, VGS = -10V (Figures 8, 9) - 0.500 0.600 Ω

VDS > I

fs

( Figure 12)
VDD = 0.5 x Rated BV

RG = 50Ω , RL = 7.7Ω for V

r

MOSFET Switching Times are Essentially
Independent of Operating Temperature

f

= -10V, ID = -6A, VDS = 0.8 x Rated BV

D(ON)

x r

DS(ON)MAX

, ID≈ -6.0A,

DSS

, ID = -3.5A

= 50Ω

DSS

DSS

0.9 2 - S

-2550ns

- 50 100 ns

- 50 100 ns

- 50 100 ns

-1622nC
(Figure 14) Gate Charge is Essentially
Independent of Operating Temperature

gs
gd

VDS = -25V, VGS = 0V, f = 1MHz

ISS

(Figure 11)

-9-nC

-7-nC

- 300 - pF

- 200 - pF

-50- pF
Measured From the

D

Contact Screw on Tab To
Center of Die

Measured Fromthe Drain
Lead, 6mm (0.25in) from
Package to Center of Die

Measured From the

S

Source Lead, 6mm
(0.25in) From Header to
Source Bonding Pad

θJC

Typical Socket Mount - - 62.5oC/W

θJA

Modified MOSFET
Symbol Showing the
Internal Devices
Inductances

D

L

D

G

L

S

S

- 3.5 - nH

- 4.5 - nH

- 7.5 - nH

- - 3.12oC/W

4-4

IRF9520

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current I
Pulse Source to Drain Current

SD

I

SDM

(Note 3)

Source to Drain Diode Voltage

V

SD

(Note 2)
Reverse Recovery Time t
Reverse Recovery Charge Q

RR

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive rating: pulse width limited by maximum junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD= 25V, starting TJ= 25oC, L = 15.4mH, RG= 25Ω, peak IAS= 6.0A.

Modified MOSFET Sym­bol Showing the Integral
Reverse P-N Junction

D

- - -6.0 A

- - -24 A

Diode

G

S

TC = 25oC, ISD = -6.0A, VGS = 0V

- - -1.5 V

(Figure 13)
TJ = 150oC, ISD = -6.0A, dISD/dt = 100A/µs - 230 - ns

rr

TJ = 150oC, ISD = -6.0A, dISD/dt = 100A/µs - 1.3 - µC

Typical Performance Curves

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0.0
0 25 50 75 100 150

TA, CASE TEMPERATURE (oC)

Unless Otherwise Specified

125

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE

TEMPERATURE

1

0.5

0.2

0.1

0.1

0.05

0.02

THERMAL IMPEDANCE

, NORMALIZED TRANSIENT

θJC

Z

0.01

0.01
SINGLE PULSE

-5

10

-4

10

10

6.0

4.8

3.6

2.4

, DRAIN CURRENT (A)

D

I

1.2

0

25 75 125

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

-3

t1, RECTANGULAR PULSE DURATION (s)

-2

10

50 100

TC, CASE TEMPERATURE (oC)

NOTES:
DUTY FACTOR: D = t
PEAK TJ = PDM x Z

-1

10

1

P

DM

1/t2

θJCxRθJC

150

t

1

t

2

+ T

C

10

FIGURE 3. NORMALIZED TRANSIENT THERMAL IMPEDANCE

4-5

IRF9520

Typical Performance Curves

10

1

, DRAIN CURRENT (A)

D

I

T
TJ = MAX RATED

0.1

OPERATION IN THIS AREA
IS LIMITED BY r

= 25oC

C

VDS, DRAIN TO SOURCE VOLTAGE (V)

DS(ON)

101

Unless Otherwise Specified (Continued)

-10

10µs

100µs

1ms

10ms

100ms
DC

100

-8

-6

-4

, DRAIN CURRENT (A)

D

I

-2

0

0 -10 -20 -30 -40

VGS = -10V

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX.

VDS, DRAIN TO SOURCE VOLTAGE (V)

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

-5

-4

-3

-2

, DRAIN CURRENT (A)

D

I

-1

0

0

VGS = -8V

VGS = -9V

VGS = -10V

-1
VDS, DRAIN TO SOURCE VOLTAGE (V)

VGS = -7V

VGS = -6V

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX.

VGS = -5V

VGS = -4V

-2 -3 -5

-4

-10

, ON-STATE DRAIN CURRENT (A)

D(ON)

I

≥ I

D(ON)

x r

V

GS

V

DS

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX.

-8

-6

-4

-2

0

0 -2-4 -6-8-10

MAX

DS(ON)

= 125oC

T

J

T

= 25oC

J

TJ = -55oC

, GATE TO SOURCE VOLTAGE (V)

VGS = -9V

VGS = -8V

VGS = -7V

VGS = -6V

VGS = -5V
VGS = -4V

-50

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

2.0

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX.

1.6

1.2
VGS = -10V

0.8

, DRAIN TO SOURCE

ON RESISTANCE (Ω)

DS(ON)

0.4

r

0

0 -5 -10 -15 -20 -25

I

, DRAIN CURRENT (A)

D

VGS = -20V

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE

VOLTAGE AND DRAIN CURRENT

2.2
V

= -10V, ID = -4A

GS

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX.

1.8

1.4

1.0

ON RESISTANCE

0.6

NORMALIZED DRAIN TO SOURCE

0.2

-40 0 40
, JUNCTION TEMPERATURE (oC)

T

J

FIGURE 9. NORMALIZED DRAIN TO SOURCE ON

RESISTANCE vs JUNCTION TEMPERATURE

4-6

80

120

IRF9520

Typical Performance Curves

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-40 0 40
T

, JUNCTION TEMPERATURE (oC)

J

Unless Otherwise Specified (Continued)

80 120 160

FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

3

PULSE DURATION = 80µs
DUTY CYCLE = 0.5% MAX.

500

400

300

200

C, CAPACITANCE (pF)

100

0

0

C

ISS

C

OSS

C

RSS

V

-10

DS

-20

, DRAIN TO SOURCE VOLTAGE (V)

VGS= 0V, f = 1MHz
C

= CGS + C

ISS

C

= C

RSS

C

≈ CDS+ C

OSS

-30 -40

GD

GD

GD

-50

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

-100

2

TJ = -55oC
T

= 25oC

1

, TRANSCONDUCTANCE (S)

fs

g

0

0-2-4-6-8-10

ID, DRAIN CURRENT (A)

J

= 125oC

T

J

-10

-1.0

, DRAIN CURRENT (A)

SD

I

-0.1

-0.4

TJ = 150oC

V

SD

TJ = 25oC

-0.8 -1.4

-1.0 -1.2 -1.6 -1.8-0.6

, SOURCE TO DRAIN VOLTAGE (V)

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

0

-5

, GATE TO SOURCE (V)

-10

GS

V

VDS = -50V
V

= -20V

DS

ID = -6A

VDS = -80V

4-7

0481216

Q

, TOTAL GATE CHARGE (nC)

g(TOT)

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

20

IRF9520

Test Circuits and Waveforms

V

DS

VARY t

TO OBTAIN

P

REQUIRED PEAK I

0V
V

GS

t

P

AS

L

R

G

-

V

DD

+

DUT

I

AS

0.01Ω

0

V

DD

I

AS

t

P

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

BV

t

AV

DSS

V

DS

t

ON

t

d(ON)

t

R

L

DUT

R

V

GS

G

-

V

DD

+

0

V

DS

V

GS

0

10%

r

10%

90%

50%

PULSE WIDTH

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

-V

DS

D

(ISOLATED
SUPPLY)

DUT

0

V

DS

Q

gs

Q

gd

12V

BATTERY

0.2µF

50kΩ

CURRENT

REGULATOR

0.3µF

t

d(OFF)

90%

V

GS

t

OFF

50%

90%

t

f

10%

Q

g(TOT)

S

CURRENT

I

D

SAMPLING

DUT

+V

DS

V

DD

0

I

G(REF)

G

0

I

G(REF)

IG CURRENT

SAMPLING

RESISTOR RESISTOR

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

4-8

IRF9520

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

4-9

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]