Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case
Page 6
IRF830AS/LPbF
A
Document Number: 91062
www.vishay.com
6
15V
DRIVER
+
-
V
R
20V
V
DS
G
t
L
D.U.T
I
AS
0.01
p
Ω
Fig 12a. Unclamped Inductive Test Circuit
V
(BR)DSS
t
p
I
AS
Fig 12b. Unclamped Inductive Waveforms
Q
G
10 V
Q
GS
Q
GD
DD
500
TOP
400
300
200
100
AS
E , Single Pulse Avalanche Energy (mJ)
0
255075100125150
Starting T , Junction Temperature ( C)
J
BOTTOM
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
790
I
D
2.2A
3.2A
5.0A
°
V
G
Charge
Fig 13a. Basic Gate Charge Waveform
Current Regulator
Same Type as D.U.T.
50KΩ
.2µF
12V
V
GS
.3µF
D.U.T.
3mA
I
G
Current Sampling Resistors
+
V
DS
-
I
D
Fig 13b. Gate Charge Test Circuit
785
780
775
DSav
V , Avalanche Voltage (V)
770
0.01.02.03.04.05.0
I , Avalanche Current (A)
av
Fig 12d. Typical Drain-to-Source Voltage
Vs. Avalanche Current
A
Page 7
IRF830AS/LPbF
Document Number: 91062
www.vishay.com
7
Peak Diode Recovery dv/dt Test Circuit
D.U.T
+
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
• Low Leakage Inductance
Current Transformer
-
+
-
-
+
R
G
Driver Gate Drive
P.W.
• dv/dt controlled by R
• Driver same type as D.U.T.
G
• ISD controlled by Duty Factor "D"
• D.U.T. - Device Under Test
Period
D =
P. W .
Period
+
-
VGS=10V
V
DD
*
Reverse
Recovery
Current
Re-Applied
Voltage
D.U.T. ISDWaveform
Body Diode Forward
Current
D.U.T. VDSWaveform
Body Diode Forward Drop
Inductor Curent
Ripple ≤ 5%
* V
= 5V for Logic Level Devices
GS
di/dt
Diode Recovery
dv/dt
Fig 14. For N-Channel HEXFET® Power MOSFET
V
DD
I
SD
Page 8
IRF830AS/LPbF
Document Number: 91062
www.vishay.com
8
2
Pak Package Outline
D
Dimensions are shown in millimeters (inches)
D2Pak Part Marking Information (Lead-Free)
T HI S IS AN IR F 530 S WIT H
LOT CODE 8024
ASS EMB LE D ON WW 02, 2000
IN THE AS SEMBLY LINE "L"
Note: "P " in as sembly line
pos ition i ndicates "L ead-F ree"
INT ER NAT IONAL
R ECT IFIE R
LOGO
AS S E MB LY
LOT CODE
OR
INT E R NATIONAL
RECTIFIER
LOGO
ASSEMBLY
LOT CODE
F530S
PART NUMBER
DATE COD E
P = D E SI GNAT E S LE AD- F RE E
PRODUCT (OPTIONAL)
YEAR 0 = 2000
WEEK 02
A = ASSEMBLY SITE CODE
F530S
PART NUMB ER
DAT E CODE
YE AR 0 = 200 0
WEE K 02
LINE L
Page 9
TO-262 Package Outline
Document Number: 91062
www.vishay.com
9
Dimensions are shown in millimeters (inches)
IRF830AS/LPbF
TO-262 Part Marking Information
EXAMPLE:
T H IS IS AN IR L31 03L
LOT CODE 1789
ASS EMB L E D ON WW 19, 1997
IN THE ASSE MBLY LINE "C"
Note: "P " in as s embly line
pos it i on in dicates "L ead-F ree"
OR
INT ER NATION AL
R E CT IFIE R
INT ER NATION AL
R E CT IFIE R
AS S EMB L Y
LOT CODE
LOGO
AS S EMB L Y
LOT CODE
LOGO
PART NU MBER
DATE CODE
YE AR 7 = 1997
WE E K 19
LINE C
PART NU MBER
DATE CODE
P = D ES IGN AT E S LE AD-F RE E
PRODUCT (OPTIONAL)
YE AR 7 = 1997
WE E K 19
A = AS S E MB LY S IT E COD E
Page 10
IRF830AS/LPbF
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
)
(
)
(
)
)
)
(
)
(
)
)
Document Number: 91062
www.vishay.com
10
D2Pak Tape & Reel Information
TRR
1.60 (.063
1.50 (.059
4.10 (.161
3.90 (.153
FEED DIRECTION
TRL
FEED DIRECT ION
1.85 (.0 73
1.65 (.0 65
10.90 (.429
10.70 (.421
11.60 (.457
11.40 (.449
16.10 (.634
15.90 (.626
1.60 (.06 3
1.50 (.05 9
1.75 (.069
1.25 (.049
15.42 (.609
15.22 (.601
0.368 (.0145
0.342 (.0135
24.30 (.957
23.90 (.941
4.72 (.1 36
4.52 (.1 78
13.50 (.532
12.80 (.504
330.00
14.173
MAX.
NOTES :
1. COMF OR M S TO EIA-418.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIM ENSION MEASURED @ HUB.
4. INCLUDES FLANGE DISTORTIO N @ OUTER EDGE.
27.40
1.079
23.90 (.94 1
4
26.40
1.039
24.40 (.961
3
Notes:
Repetitive rating; pulse width limited by
Pulse width ≤ 300µs; duty cycle ≤ 2%.
max. junction temperature. ( See fig. 11 )
Starting T
RG = 25Ω, I
I
SD
= 25°C, L = 18mH
J
= 5.0A. (See Figure 12)
AS
≤ 5.0A, di/dt ≤ 370A/µs, V
DD
≤ V
(BR)DSS
C
eff. is a fixed capacitance that gives the same charging time
oss
as C
,
Uses IRF830A data and test conditions
oss
while V
is rising from 0 to 80% V
DS
TJ ≤ 150°C
* When mounted on 1" square PCB ( FR-4 or G-10 Material ).
For recommended footprint and soldering techniques refer to application note #AN-994.
60.00 (2.362
MIN.
30.40
MAX.
4
1.197
DSS
Data and specifications subject to change without notice.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
04/04
Page 11
Legal Disclaimer Notice
Vishay
Notice
The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of
International Rectifier’s Power Control Systems (PCS) business, which closed in April 2007. Specifications of the
products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.
Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or
anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied, by
estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's
terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express
or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness
for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or selling these products for use in such applications do so at their own risk and agree to fully
indemnify Vishay for any damages resulting from such improper use or sale.
International Rectifier
are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product
names noted herein may be trademarks of their respective owners.
®
, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN