Switch Mode Power Supply ( SMPS )
Uninterruptable Power Supply
High speed power switching
Lead-Free
Benefits
Low Gate Charge Qg results in Simple
Drive Requirement
Improved Gate, Avalanche and dynamic
dv/dt Ruggedness
Fully Characterized Capacitance and
Avalanche Voltage and Current
Effective Coss specified ( See AN 1001)
Absolute Maximum Ratings
ParameterMax.Units
ID @ TC = 25°CContinuous Drain Current, VGS @ 10V5.0
ID @ TC = 100°CContinuous Drain Current, VGS @ 10V3.2A
I
DM
PD @TC = 25°CPower Dissipation74W
V
GS
dv/dtPeak Diode Recovery dv/dt 5.3V/ns
T
J
T
STG
Pulsed Drain Current 20
Linear Derating Factor0.59W/°C
Gate-to-Source Voltage ± 30V
Operating Junction and-55 to + 150
Storage Temperature Range
Soldering Temperature, for 10 seconds300 (1.6mm from case )
Mounting torqe, 6-32 or M3 screw 10 lbf•in (1.1N•m)
V
DSS
Rds(on) maxI
500V1.40Ω5.0A
SDG
°C
D
Typical SMPS Topologies:
Two transistor Forward
Half Bridge and Full Bridge
Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case
Page 6
IRF830APbF
A
A
Document Number: 91061
www.vishay.com
6
15V
DRIVER
+
-
V
R
20V
V
DS
G
t
L
D.U.T
I
AS
Ω
0.01
p
Fig 12a. Unclamped Inductive Test Circuit
V
(BR)DSS
t
p
I
AS
Fig 12b. Unclamped Inductive Waveforms
Q
G
10 V
Q
GS
Q
GD
DD
500
TOP
400
300
200
100
AS
E , Single Pulse Avalanche Energy (mJ)
0
255075100125150
Starting T , Junction Temperature( C)
J
BOTTOM
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current
790
I
D
2.2A
3.2A
5.0A
°
V
G
Charge
Fig 13a. Basic Gate Charge Waveform
Current Regulator
Same Type as D.U.T.
50KΩ
.2µF
12V
V
GS
.3µF
D.U.T.
3mA
I
I
G
Current Sampling Resistors
+
V
DS
-
D
Fig 13b. Gate Charge Test Circuit
785
780
775
DSav
V , Avalanche Voltage (V)
770
0.01.02.03.04.05.0
I , Avalanche Current (A)
av
Fig 12d. Typical Drain-to-Source Voltage
Vs. Avalanche Current
Page 7
IRF830APbF
Document Number: 91061
www.vishay.com
7
Peak Diode Recovery dv/dt Test Circuit
D.U.T
+
-
R
G
Driver Gate Drive
P.W.
+
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
• Low Leakage Inductance
Current Transformer
-
-
• dv/dt controlled by R
G
• Driver same type as D.U.T.
• ISD controlled by Duty Factor "D"
• D.U.T. - Device Under Test
Period
D =
P. W .
Period
+
+
V
DD
-
VGS=10V
*
Reverse
Recovery
Current
Re-Applied
Voltage
D.U.T. ISDWaveform
Body Diode Forward
D.U.T. VDSWaveform
Body Diode Forward Drop
Inductor Curent
Ripple ≤ 5%
* V
= 5V for Logic Level Devices
GS
Fig 14. For N-Channel HEXFETS
Current
di/dt
Diode Recovery
dv/dt
V
DD
I
SD
Page 8
IRF830APbF
K
R
R
Document Number: 91061
www.vishay.com
8
TO-220AB Package Outline
10.54 (.415)
1.40 (.055)
1.15 (.045)
2X
10.29 (.405)
4
1 2 3
2.87 (.113)
2.62 (.103)
15.24 (.600)
14.84 (.584)
14.09 (.555)
13.47 (.530)
3X
2.54 (.100)
NOTES:
1 DIMEN SIONING & TOLE RANCING PER ANSI Y14.5M, 1982. 3 OUTLINE CONF ORMS TO JE DEC OUTLINE TO -220AB.
2 CON TROLLING DIMEN SION : INCH 4 HEATSINK & LEAD MEASUR EMENTS DO NOT INCLUDE BURRS.
3.78 (.149)
3.54 (.139)
- A -
6.47 (.255)
6.10 (.240)
1.15 (.045)
MIN
4.06 (.160)
3.55 (.140)
0.93 (.037)
3X
0.69 (.027)
0.36 (.014) M B A M
TO-220AB Part Marking Information
EXAMPLE:
THIS IS A N IRF1010
LOT CODE 1789
ASSEMBLED O N WW 19, 1997
IN THE ASSEM BLY LINE "C"
Note: "P" in assembly line
position indicates "Lead-Free"
Notes:
Repetitive rating; pulse width limited by
max. junction temperature. ( See fig. 11 )
Starting T
RG = 25Ω, I
I
SD
TJ ≤ 150°C
= 25°C, L = 18mH
J
= 5.0A. (See Figure 12)
AS
≤ 5.0A, di/dt ≤ 370A/µs, V
DD
≤ V
(BR)DSS
,
INTER NATIO NAL
RECTIFIER
ASSEMBLY
LOT CO DE
4.69 (.185)
4.20 (.165)
LOGO
- B -
1.32 (.052)
1.22 (.048)
2.92 (.115)
2.64 (.104)
3X
LEAD ASSIGNMENTS
LEAD ASSIGNMENTS
HEXFET
1- GATE 2- DRAIN
1- GATE
3- SOURCE
2- DRAIN
3- SOURCE
4- DRAIN
4- DRAIN
0.55 (.022)
0.46 (.018)
PART NUMBER
DATE CODE
YEAR 7 = 1997
WEEK 19
LINE C
IGBTs, CoPAC
1- GATE
2- COLLECTO
3- EMITTER
4- COLLECTO
Pulse width ≤ 300µs; duty cycle ≤ 2%.
C
eff. is a fixed capacitance that gives the same charging time
oss
as C
oss
while V
is rising from 0 to 80% V
DS
DSS
Data and specifications subject to change without notice.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
11/03
Page 9
Legal Disclaimer Notice
Vishay
Notice
The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of
International Rectifier’s Power Control Systems (PCS) business, which closed in April 2007. Specifications of the
products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.
Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or
anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.
Information contained herein is intended to provide a product description only. No license, express or implied, by
estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's
terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express
or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness
for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications.
Customers using or selling these products for use in such applications do so at their own risk and agree to fully
indemnify Vishay for any damages resulting from such improper use or sale.
International Rectifier
are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product
names noted herein may be trademarks of their respective owners.
®
, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN