Datasheet IRF432, IRF430, IRF433, IRF431 Datasheet (Intersil)

IRF430

Data Sheet March 1999

4.5A, 500V, 1.500 Ohm, N-Channel
Power MOSFET

This N-Channel enhancementmode silicon gate power field
effect transistor is an advanced power MOSFET designed,
tested, and guaranteed to withstand a specified level of
energy in the breakdownavalanchemodeof operation. All of
these power MOSFETs are designed for applications such
as switching regulators, switching convertors, motor drivers,
relay drivers, and drivers for high power bipolar switching
transistors requiring high speed and low gate drive power.
These types can be operated directly from integrated
circuits.

Formerly developmental type TA17415.

Ordering Information

PART NUMBER PACKAGE BRAND

IRF430 TO-204AA IRF430

NOTE: When ordering, use the entire part number.

File Number

Features

• 4.5A, 500V

•r

• Single Pulse Avalanche Energy Rated

• SOA is Power Dissipation Limited

• Nanosecond Switching Speeds

• Linear Transfer Characteristics

• High Input Impedance

• Related Literature

- TB334 “Guidelines for Soldering Surface Mount

= 1.500Ω

DS(ON)

Components to PC Boards”

Symbol

D

G

1572.4

Packaging

S

JEDEC TO-204AA

DRAIN
(FLANGE)

SOURCE (PIN 2)

GATE (PIN 1)

1

CAUTION: These devices are sensitive to electrostatic discharge; follow proper ESD Handling Procedures.

http://www.intersil.com or 407-727-9207

| Copyright © Intersil Corporation 1999

IRF430

Absolute Maximum Ratings T

= 25oC, Unless Otherwise Specified

C

IRF430 UNITS

Drain to Source Breakdown Voltage (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Drain to Gate Voltage (RGS = 20kΩ) (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . V

DGR

Continuous Drain Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

TC= 100oC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .I

Pulsed Drain Current (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I

Gate to Source Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .V

Maximum Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .P

DS

D
D

DM

GS

D

500 V
500 V

4.5

3.0
18 A

±20 V

75 W

A
A

Dissipation Derating Factor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.6 W/oC

Single Pulse Avalanche Energy Rating (Note 4) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .E

Operating and Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .TJ,T

AS

STG

Maximum Temperature for Soldering

Leads at 0.063in (1.6mm) from Case for 10s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . T

Package Body for 10s, See Techbrief 334 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .T

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operationofthe
device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

L

pkg

300 mJ

-55 to 150

300
260

o

C

o

C

o

C

NOTE:

1. TJ = 25oC to 125oC.

Electrical Specifications T

= 25oC, Unless Otherwise Specified

C

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Drain to Source Breakdown Voltage BV
Gate Threshold Voltage V

GS(TH)VGS

Gate to Source Leakage Current I
Zero Gate Voltage Drain Current I

On-State Drain Current (Note 2) I
Drain to Source On Resistance (Note 2) r

D(ON)

DS(ON)ID

Forward Transconductance (Note 2) g
Turn-On Delay Time t

d(ON)

Rise Time t
Turn-Off Delay Time t

d(OFF)

Fall Time t
Total Gate Charge

Q

g(TOT)VGS

(Gate to Source + Gate to Drain)
Gate to Source Charge Q
Gate to Drain “Miller” Charge Q
Input Capacitance C
Output Capacitance C
Reverse Transfer Capacitance C
Internal Drain Inductance L

Internal Source Inductance L

Thermal Resistance Junction to Case R
Thermal Resistance Junction to Ambient R

DSSID

GSS
DSS

fs

r

f

gs
gd

ISS
OSS
RSS

D

S

θJC

θJA

= 250µA, VGS = 0V (Figure 10) 500 - - V

= VDS, ID = 250µA 2.0 - 4.0 V
VGS = ±20V ±100 nA
VDS = Rated BV
VDS= 0.8 x RatedBV
VDS>I

D(ON)xrDS(ON)MAX,VGS

, VGS = 0V - - 25 µA

DSS

DSS,VGS

= 0V, TJ= 125oC - - 250 µA

= 10V(Figure7) 4.5 - - A

= 2.5A, VGS = 10V (Figures 8, 9) - 1.3 1.500 Ω
VDS≥ 10V, ID = 2.7A (Figure 12) 2.5 3.2 - S
VDD = 250V, ID≈ 4.5A, RG = 12Ω, RL = 50Ω

(Figures 17, 18) MOSFET Switching Times are
Essentially Independent of Operating
Temperature

-1117ns

-1523ns

-3553ns

-1523ns

= 10V,ID≈ 6.0A,VDS= 0.8xRatedBV

I

= 1.5mA (Figures 14, 19, 20) Gate

g(REF)

Charge is Essentially Independent of Operating
Temperature

DSS

,

-2232nC

- 3.5 - nC

-11- nC

VDS = 25V, VGS = 0V, f = 1MHz (Figure 11) - 600 - pF

- 100 - pF

-30- pF

Measured between the
Contact Screw on the
Flange that is Closer to
Source and Gate Pins
and the Center of Die

Measured from the
Source Lead, 6mm
(0.25in) from the Flange
and the Source Bonding
Pad

Free Air Operation - - 30

Modified MOSFET
Symbol Showing the
Internal Devices
Inductances

D

L

D

G

L

S

S

- 5.0 - nH

- 12.5 - nH

- - 0.83

o
o

C/W
C/W

2

IRF430

Source to Drain Diode Specifications

PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNITS

Continuous Source to Drain Current I
Pulse Source to Drain Current

SD

I

SDM

(Note 3)

Source to Drain Diode Voltage (Note 2) V
Reverse Recovery Time t
Reverse Recovery Charge Q

NOTES:

2. Pulse test: pulse width ≤ 300µs, duty cycle ≤ 2%.

3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).

4. VDD= 50V, starting TJ= 25oC, L = 25mH, RG= 25Ω, peak IAS = 4.5A. See Figures 15, 16.

Modified MOSFET Symbol
Showing the Integral

D

Reverse P-NJunctionDiode

G

S

TJ = 25oC, ISD = 4.5A, VGS = 0V (Figure 13) - - 1.4 V

SD

TJ = 25oC, ISD = 4.5A, dISD/dt = 100A/µs 180 370 760 ns

rr

TJ = 25oC, ISD = 4.5A, dISD/dt = 100A/µs 0.96 2 4.3 µC

RR

- - 4.5 A

- - 18 A

Typical Performance Curves

1.2

1.0

0.8

0.6

0.4

0.2

POWER DISSIPATION MULTIPLIER

0

0 50 100 150

TC, CASE TEMPERATURE (oC)

Unless Otherwise Specified

FIGURE 1. NORMALIZED POWERDISSIPATION vs CASE

TEMPERATURE

2

1.0

0.5

C/W)

o

5

4

3

2

, DRAIN CURRENT (A)

D

I

1

0

50 75 100 15025

TC, CASE TEMPERATURE (oC)

125

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs

CASE TEMPERATURE

0.2

0.1

0.05

0.1

, TRANSIENT

θJC

Z

THERMAL IMPEDANCE (

0.01
10

-5

0.02

0.01
SINGLE PULSE

P

DM

t

1

t

NOTES:
DUTY FACTOR: D = t1/t
PEAK TJ = PDM x Z

-4

10

-3

10

, RECTANGULAR PULSE DURATION (s)

t

1

-2

10

0.1 1 10

2

θJC

2

+ T

C

FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

3

IRF430

Typical Performance Curves

100

10

1

, DRAIN CURRENT (A)

TC = 25oC

D

I

TJ= MAX RATED
SINGLE PULSE

0.1
VDS, DRAIN TO SOURCE VOLTAGE (V)

OPERATION IN THIS
AREA IS LIMITED
BY r

DS(ON)

Unless Otherwise Specified (Continued)

6

5

4

10µs

100µs

1ms

10ms
100ms
DC

10001 10 100

3

2

, DRAIN CURRENT (A)

D

I

1

0

VGS = 5.5V

VGS = 10V

VDS, DRAIN TO SOURCE VOLTAGE (V)

80µs PULSE TEST

VGS = 5V

VGS = 4.5V

VGS = 4V

1000 300

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA FIGURE 5. OUTPUT CHARACTERISTICS

5

80µs PULSE TEST

4

VGS= 10V

VGS= 5.5V

VGS= 5V

5

VDS > I

D(ON)

80µs PULSE TEST

4

DUTY CYCLE ≤ 2%

x r

DS(ON)

MAX

200

3

2

, DRAIN CURRENT (A)

D

I

1

0

2468010

VDS, DRAIN TO SOURCE VOLTAGE (V)

VGS= 4.5V

VGS= 4V

FIGURE 6. SATURATION CHARACTERISTICS FIGURE 7. TRANSFER CHARACTERISTICS

4

VGS = 10V

VGS = 20V

3

2

, DRAIN TO SOURCE ON RESISTANCE

1

DS(ON)

r

515

10 20025

ID, DRAIN CURRENT (A)

NOTE: Heating effect of 2µs pulse is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE

VOLTAGE AND DRAIN CURRENT

3

125oC

2

1

, ON-STATE DRAIN CURRENT (A)

D(ON)

I

0

2.2

1.8

1.4

1.0

ON RESISTANCE

0.6

NORMALIZED DRAI TO SOURCE

0.2

123405

ID = 1.5A
VGS = 10V

-40 -20 20 40 80 100 140120

25oC

-55oC

VGS, GATE TO SOURCE VOLTAGE (V)

060-60

TJ, JUNCTION TEMPERATURE (oC)

FIGURE 9. NORMALIZED DRAIN TO SOURCE

ON RESISTANCE vs JUNCTION TEMPERATURE

67

4

IRF430

Typical Performance Curves

1.25
ID = 250µA

1.15

1.05

0.95

BREAKDOWN VOLTAGE

0.85

NORMALIZED DRAIN TO SOURCE

0.75

-40 40 80 120

0 160

TJ, JUNCTION TEMPERATURE (oC)

Unless Otherwise Specified (Continued)

FIGURE 10. NORMALIZED DRAINTOSOURCE BREAKDOWN

VOLTAGE vs JUNCTION TEMPERATURE

5

80µs PULSE TEST

4

TJ = -55oC

TJ = 25oC

2000

1600

1200

800

C, CAPACITANCE (pF)

400

0

1

C

ISS

C

OSS

C

RSS

10
V

DS

20

, DRAIN TO SOURCE VOLTAGE (V)

VGS = 0V, f = 1MHz
C

= CGS + C

ISS

C

= C

RSS

C

≈ CDS + C

OSS

30

GD

GD

GD

40

FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE

100

80µs PULSE TEST

50

3

2

, TRANSCONDUCTANCE (S)

1

fs

g

0

123405

ID, DRAIN CURRENT (A)

TJ = 125oC

10

TJ = 150oC

TJ = 25oC

, SOURCE TO DRAIN CURRENT (A)

SD

I

1

01234

VSD, SOURCE TO DRAIN VOLTAGE (V)

FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE

20

ID = 4.5A

V

15

10

5

, GATE TO SOURCE VOLTAGE (V)

GS

V

0

= 100V

DS

V

= 250V

DS

= 400V

V

DS

8162432040

Q

, TOTAL GATE CHARGE (nC)

g(TOT)

FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

5

IRF430

Test Circuits and Waveforms

V

DS

BV

DSS

L

VARY t

TO OBTAIN

P

REQUIRED PEAK I

V

GS

AS

R

G

+

V

DD

-

DUT

0V

P

I

AS

0.01Ω

0

t

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

t

P

I

AS

t

AV

V

DS

V

DD

t

ON

t

d(ON)

t

R

L

+

V

R

G

DD

-

V

DS

90%

0

r

10%

DUT

V

GS

V

GS

10%

0

50%

PULSE WIDTH

FIGURE 17. SWITCHING TIME TEST CIRCUIT FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

V

DS

(ISOLATED
SUPPLY)

SAME TYPE
AS DUT

V

DD

Q

g(TOT)

Q

gd

Q

gs

12V

BATTERY

0.2µF

50kΩ

CURRENT

REGULATOR

0.3µF

t

d(OFF)

90%

V

GS

t

OFF

50%

t

f

90%

10%

D

V

DS

S

CURRENT

I

D

SAMPLING

DUT

0

V

DS

I

G(REF)

0

G

I

0

g(REF)

IG CURRENT

SAMPLING

RESISTOR RESISTOR

FIGURE 19. GATE CHARGE TEST CIRCUIT FIGURE 20. GATE CHARGE WAVEFORMS

6

IRF430

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only.Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with­out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation
P. O. Box 883, Mail Stop 53-204
Melbourne, FL 32902
TEL: [phone]
FAX: [phone]

7

EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: [phone]
FAX: [phone]

ASIA

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: [phone]
FAX: [phone]