Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case
www.irf.com5
Page 6
IRF3711Z/S/LPbF
A
)
0.02
Ω
(
e
c
n
a
t
s
i
s
e
R
n
O
e
c
r
0.01
u
o
S
o
t
n
i
a
r
D
,
)
n
o
(
S
D
0.00
R
2.04.06.08.010.0
ID = 15A
TJ = 125°C
TJ = 25°C
VGS, Gate-to-Source Voltage (V)
Fig 12. On-Resistance Vs. Gate Voltage
15V
DRIVER
+
-
V
R
V
20V
V
DS
G
GS
L
D.U.T
I
AS
0.01
t
p
Ω
Fig 13a. Unclamped Inductive Test Circuit
V
(BR)DSS
t
p
DD
600
)
J
m
(
y
500
g
r
e
n
E
e
400
h
c
n
a
l
a
300
v
A
e
s
l
u
200
P
e
l
g
n
i
S
100
,
S
A
E
0
255075100125150175
I
TOP
8.6A
BOTTOM
Starting TJ, Junction Temperature (°C)
Fig 13c. Maximum Avalanche Energy
vs. Drain Current
V
DS
D.U.T
V
GS
Pulse Width < 1µs
Duty Factor < 0.1%
Fig 14a. Switching Time Test Circuit
V
DS
90%
7.3A
L
D
V
DD
D
12A
+
-
10%
V
GS
I
AS
Fig 13b. Unclamped Inductive Waveforms
t
t
d(on)
r
Fig 14b. Switching Time Waveforms
t
d(off)
t
f
6www.irf.com
Page 7
IRF3711Z/S/LPbF
Reverse
Recovery
Current
Driver Gate Drive
D.U.T. ISDWaveform
D.U.T. VDSWaveform
Inductor Curent
* V
GS
D.U.T
+
-
R
G
+
Circuit Layout Considerations
• Low Stray Inductance
• Ground Plane
-
• Low Leakage Inductance
Current Transformer
-
• dv/dt controlled by R
• Driver same type as D.U.T.
• ISD controlled by Duty Factor "D"
• D.U.T. - Device Under Test
G
+
V
DD
Re-Applied
Voltage
+
-
Period
P.W.
Body Diode Forward
Current
di/dt
Diode Recovery
dv/dt
Body Diode Forward Drop
Ripple ≤ 5%
= 5V for Logic Level Devices
D =
P. W .
Period
VGS=10V
V
DD
I
SD
*
Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel
HEXFET® Power MOSFETs
Current Regulator
Same Type as D.U.T.
Vds
Id
Vgs
50KΩ
12V
.2µF
.3µF
D.U.T.
+
V
DS
-
Vgs(th)
V
GS
3mA
I
G
Current Sampling Resistors
Fig 16. Gate Charge Test Circuit
I
D
Qgs1
Qgs2QgdQgodr
Fig 17. Gate Charge Waveform
www.irf.com7
Page 8
IRF3711Z/S/LPbF
)
Power MOSFET Selection for Non-Isolated DC/DC Converters
Control FET
Special attention has been given to the power losses
in the switching elements of the circuit - Q1 and Q2.
Power losses in the high side switch Q1, also called
the Control FET, are impacted by the R
MOSFET, but these conduction losses are only about
one half of the total losses.
Power losses in the control switch Q1 are given
by;
P
= P
loss
P
loss
conduction
This can be expanded and approximated by;
= I
()
rms
⎛
⎜
+ I ×
⎝
+ Qg× Vg× f
()
Q
⎛
+
⎝
This simplified loss equation includes the terms Q
and Q
charge that is included in all MOSFET data sheets.
The importance of splitting this gate-source charge
into two sub elements, Q
Fig 16.
the gate driver between the time that the threshold
voltage has been reached and the time the drain current rises to I
gins to change. Minimizing Q
reducing switching losses in Q1.
put capacitance of the MOSFET during every switching cycle. Figure A shows how Q
parallel combination of the voltage dependant (nonlinear) capacitances Cds and Cdg when multiplied by
the power supply input buss voltage.
which are new to Power MOSFET data sheets.
oss
Q
is a sub element of traditional gate-source
gs2
Q
indicates the charge that must be supplied by
gs2
Q
is the charge that must be supplied to the out-
oss
+ P
2
× R
ds(on )
Q
gd
× Vin× f
i
g
oss
×Vin× f
2
at which time the drain voltage be-
dmax
switching
⎞
⎟
⎠
⎞
⎠
and Q
gs1
+ P
+ I ×
+ P
drive
⎛
Q
gs2
⎜
i
⎝
g
, can be seen from
gs2
is a critical factor in
gs2
is formed by the
oss
of the
ds(on)
output
× Vin× f
Synchronous FET
The power loss equation for Q2 is approximated
by;
P
= P
loss
P
loss
+ Qg× Vg× f
+
conduction
= I
rms
()
⎛
Q
⎜
⎝
*dissipated primarily in Q1.
For the synchronous MOSFET Q2, R
portant characteristic; however, once again the im-
⎞
⎟
portance of gate charge must not be overlooked since
⎠
it impacts three critical areas. Under light load the
MOSFET must still be turned on and off by the control IC so the gate drive losses become much more
significant. Secondly, the output charge Q
verse recovery charge Qrr both generate losses that
are transfered to Q1 and increase the dissipation in
that device. Thirdly, gate charge will impact the
MOSFETs’ susceptibility to Cdv/dt turn on.
gs2
The drain of Q2 is connected to the switching node
of the converter and therefore sees transitions between ground and Vin. As Q1 turns on and off there is
a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce
a voltage spike on the gate that is sufficient to turn
the MOSFET on, resulting in shoot-through current .
The ratio of Qgd/Q
potential for Cdv/dt turn on.
Figure A: Q
+ P
2
× R
ds(on)()
oss
×Vin× f
2
must be minimized to reduce the
gs1
Characteristic
oss
drive
*
+ P
output
⎞
+ Qrr× Vin× f
(
⎠
ds(on)
oss
is an im-
and re-
8www.irf.com
Page 9
TO-220AB Package Outline
Dimensions are shown in millimeters (inches)
IRF3711Z/S/LPbF
10.54 (.415)
2.87 (.113)
2.62 (.103)
15.24 (.600)
14.84 (.584)
14.09 (.555)
13.47 (.530)
1.40 (.055)
3X
1.15 (.045)
2.54 (.1 00)
NOTES:
1 DIMENSIONING & TOLERANCING PER ANSI Y14 .5M, 1982. 3 OUTLINE C ONFORMS TO JEDE C OUTLINE TO-220AB.
2 CONTROLLING DIMENSION : INCH 4 HEATSINK & LEAD MEASUREMENTS DO NOT INCLUDE BURRS.
10.29 (.405)
4
1 2 3
2X
3.78 (.149)
3.54 (.139)
- A -
6.47 (.255)
6.10 (.240)
1.15 (.045)
MIN
4.06 (.160)
3.55 (.140)
0.93 (.037)
3X
0.69 (.027)
0.36 (.014 ) M B A M
4.69 (.185)
4.20 (.165)
- B -
1.32 (.052)
1.22 (.048)
2.92 (.115)
2.64 (.104)
HEXFET
1- GATE
2- DRAIN
3- SOURCE
4- DRAIN
3X
LEAD ASSIG NMENTS
LEAD ASSIGNMENTS 1-GATE 2-DRAIN 3-SOURCE 4-DRAIN
0.55 (.022)
0.46 (.018)
TO-220AB Part Marking Information
IGBTs, CoPACK
1- GATE
2- COLLECTO R
3- EMITTER
4- COLLECTO R
EXAMPLE:
T HIS IS AN IRF 1010
LOT CODE 1789
ASS EMBL ED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"
Note: "P" in assembly line
position indicates "Lead-Free"
INTERNATIONAL
RE CTIFIER
LOGO
AS S E MB LY
LOT CODE
PART NUMBER
DATE CODE
YEAR 7 = 1997
WEEK 19
LINE C
www.irf.com9
Page 10
IRF3711Z/S/LPbF
2
Pak Package Outline
D
Dimensions are shown in millimeters (inches)
D2Pak Part Marking Information (Lead-Free)
T H IS IS AN IR F 530S WIT H
LOT CODE 8024
ASS EMB L ED ON WW 02, 2000
IN T HE AS SE MB L Y L IN E "L"
No te: "P" in as sem bly line
pos ition in dicates "L ead-F ree"
INT ER NAT ION AL
R E CT IFIE R
LOGO
AS SE MB LY
LOT CODE
F 530S
PART NUMB ER
DATE CODE
YEAR 0 = 2000
WEE K 02
LINE L
OR
INT ER N AT ION AL
R E CTIF IE R
LOGO
AS SE MB LY
LOT CODE
F 530S
10www.irf.com
PART NUMBE R
DATE CODE
P = D E S IGNAT E S LE AD-F RE E
PRODUCT (OPTIONAL)
YEAR 0 = 2000
WEE K 02
A = AS S E MB L Y S IT E CO DE
Page 11
TO-262 Package Outline
IRF3711Z/S/LPbF
IGBT
1- GATE
2- COLLECTOR
3- EMITTER
TO-262 Part Marking Information
EXAMPLE:
TH IS IS AN IRL 3103L
LOT CODE 1789
ASS EMBL ED ON WW 19, 1997
IN THE ASSEMBLY LINE "C"
Note: "P" in ass embly line
position indicates "Lead-Free"
INTERNATIONAL
RECTIFIER
LOGO
AS S E MB L Y
LOT CODE
PART NUMBER
DATE CODE
YEAR 7 = 1997
WEEK 19
LINE C
OR
INTERNATIONAL
RECTIFIER
LOGO
AS S E MB L Y
LOT CODE
www.irf.com11
PART NUMBER
DATE CODE
P = DESIGNATES LEAD-FREE
PRODUCT (OPTIONAL)
YE AR 7 = 1997
WEEK 19
A = ASSEMBLY SITE CODE
Page 12
IRF3711Z/S/LPbF
D2Pak Tape & Reel Infomation
TRR
FEED DIRECTION
TRL
FEED DI RECTION
1.85 (.073)
1.65 (.065)
10.90 (. 429)
10.70 (. 421)
4.10 (.161)
3.90 (.153)
1.60 (.063)
1.50 (.059)
11.60 (.457)
11.40 (.449)
16.10 (.634)
15.90 (.626)
1.60 (.063)
1.50 (.059)
1.75 (.069)
1.25 (.049)
15.42 (.609)
15.22 (.601)
0.368 (.0145)
0.342 (.0135)
24.30 (.957)
23.90 (.941)
4.72 (.136)
4.52 (.178)
13.50 (.532)
12.80 (.504)
330.00
(14.173)
MAX.
NOTES :
1. COMFORMS TO EIA-418.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION MEASURED @ HUB.
4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.
27.40 (1.079)
23.90 (.941)
4
26.40 (1.039)
24.40 (.961 )
3
Notes:
Repetitive rating; pulse width limited by
max. junction temperature.
Starting T
I
AS
= 25°C, L = 1.8mH, RG = 25Ω,
J
= 12A.
Pulse width ≤ 400µs; duty cycle ≤ 2%.
This is only applied to TO-220AB pakcage.
This is applied to D
4 or G-10 Material). For recommended footprint and soldering
techniques refer to application note #AN-994.
Calculated continuous current based on maximum allowable
junction temperature. Package limitation current is 30A.
R
is measured at TJ approximately 90°C
θ
TO-220AB package is not recommended for Surface Mount Application.
Data and specifications subject to change without notice.
This product has been designed and qualified for the Industrial market.
Qualification Standards can be found on IR’s Web site.
60.00 (2.362)
MIN.
30.40 (1.197)
MAX.
4
2
Pak, when mounted on 1" square PCB (FR-
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information. 7/04