The IDT71028 is a 1,024,576-bit medium-speed static
RAM organized as 256K x 4. It is fabricated using IDT’s highperfomance, high-reliability CMOS technology. This state-ofthe-art technology, combined with innovative circuit design
techniques, provides a cost-effective solution for your memory
needs.
The IDT71028 has an output enable pin which operates as
fast as 30ns, with address access times as fast as 70ns. All
bidirectional inputs and outputs of the IDT71028 are TTLcompatible and operation is from a single 5V supply. Fully
static asynchronous circuitry is used, requiring no clocks or
refresh for operation.
The IDT71028 is packaged in 28-pin 400 mil Plastic SOJ
package.
FUNCTIONAL BLOCK DIAGRAM
A0
A17
I/O0 – I/O3
ADDRESS
DECODER
1,048,576-BIT
MEMORY
ARRAY
4 4
I/O CONTROL
CS
WE
OE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
CONTROL
LOGIC
3569 drw 01
COMMERCIAL TEMPERATURE RANGEMAY 1996
1996 Integrated Device Technology, Inc.3569/-
1
IDT71028S70
CMOS STATIC RAM 1 MEG (256K x 4-BIT)COMMERCIAL TEMPERATURE RANGE
PIN CONFIGURATION
0
A
1
A1
2
A2
3
A3
4
A4
5
A5
6
A6
A7
A8
A9
A10
CSOE
GND
SO28-6
7
8
9
1019
1118
12
13
14
SOJ
TOP VIEW
TRUTH TABLE
(1,2)
CSCSOEOEWEWE I/OFunction
LLH DATA
LXL DATA
OUT Read Data
INWrite Data
LHH High-ZOutput Disabled
HXX High-ZDeselected - Standby (I
(3)
HCXX High-ZDeselected - Standby (ISB1)
V
NOTES:3569 tbl 01
1. H = VIH, L = VIL, x = Don't care.
2. V
LC = 0.2V, VHC = VCC -0.2V.
3. Other inputs ≥V
HC or ≤VLC.
28
27
26
25
24
23
22
21
20
17
16
15
3569 drw 02
VCC
A17
A16
A15
A14
A
13
A
12
A
11
NC
I/O3
I/O2
I/O
I/O
WE
1
0
SB)
ABSOLUTE MAXIMUM RATINGS
(1)
SymbolRatingCom’l.Unit
(2)
V
TERM
Terminal Voltage with–0.5 to +7.0V
Respect to GND
T
AOperating Temperature0 to +70°C
T
BIASTemperature Under–55 to +125°C
Bias
STGStorage Temperature–55 to +125°C
T
P
TPower Dissipation1.25W
OUTDC Output Current50mA
I
NOTES:3569 tbl 02
1. Stresses greater than those listed under ABSOLUTE MAXIMUM
RATINGS may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other
conditions above those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. V
TERM must not exceed VCC + 0.5V.
CAPACITANCE
(TA = +25°C, f = 1.0MHz, SOJ package)
SymbolParameter
INInput CapacitanceVIN = 3dV8pF
C
I/OI/O CapacitanceVOUT = 3dV8pF
C
NOTE:3569 tbl 03
1. This parameter is guaranteed by device characterization, but not prod-
uction tested.
(1)
ConditionsMax.Unit
RECOMMENDED DC OPERATING
CONDITIONS
SymbolParameter Min. Typ. Max.Unit
CCSupply Voltage 4.5 5.0 5.5V
V
GNDSupply Voltage 0 0 0V
IHInput High Voltage 2.2 — VCC+0.5V
V
ILInput Low Voltage –0.5
V
NOTE:3569 tbl 04
1. VIL (min.) = –1.5V for pulse width less than 10ns, once per cycle.
tCLZ
tCHZ
tOEOutput Enable to Output Valid—30ns
tOLZ
tOHZ
tOHOutput Hold from Address Change4—ns
tPU
tPD
Write Cycle
tWCWrite Cycle Time70—ns
tAWAddress Valid to End-of-Write60—ns
tCWChip Select to End-of-Write60—ns
tASAddress Set-up Time0— ns
tWPWrite Pulse Width45—ns
tWRWrite Recovery Time0— ns
tDWData Valid to End-of-Write30—ns
tDHData Hold Time0— ns
tOW
WHZ
t
NOTES: 3569 tbl 08
1. 0°C to +70°C temperature range only.
2. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.
Chip Select to Output in Low-Z3—ns
(2)
Chip Deselect to Output in High-Z030ns
(2)
Output Enable to Output in Low-Z0—ns
(2)
Output Disable to Output in High-Z030ns
(2)
Chip Select to Power-Up Time0—ns
(2)
Chip Deselect to Power-Down Time—70ns
(2)
Output Active from End-of-Write5—ns
(2)
Write Enable to Output in High-Z030ns
4
IDT71028S70
CMOS STATIC RAM 1 MEG (256K x 4-BIT)COMMERCIAL TEMPERATURE RANGE
TIMING WAVEFORM OF READ CYCLE NO. 1
ADDRESS
t
OE
(5)
tCLZ
tOLZ
(5)
DATA
VCC SUPPLY
CURRENT
CS
OUT
ICC
ISB
HIGH IMPEDANCE
tPU
(1)
AA
tACS
(3)
tRC
tOE
tOHZ
(5)
tCHZ
DATAOUT VALID
tPD
(5)
3569 drw 05
TIMING WAVEFORM OF READ CYCLE NO. 2
(1,2,4)
t
RC
ADDRESS
t
AA
t
OH
OUT
DATA
OUT
NOTES:
1.WE is HIGH for Read Cycle.
2. Device is continuously selected, CS is LOW.
3. Address must be valid prior to or coincident with the later of CS transition LOW; otherwise t
4.OE is LOW.
5. Transition is measured ±200mV from steady state.
VALID
DATA
OUT
AA is the limiting parameter.
t
OH
VALIDPREVIOUS DATA
3569 drw 6
5
IDT71028S70
CMOS STATIC RAM 1 MEG (256K x 4-BIT)COMMERCIAL TEMPERATURE RANGE
TIMING WAVEFORM OF WRITE CYCLE NO.1 (
ADDRESS
tAW
CS
tAS
tWP
WE
(6)
tWHZ
DATA
OUT
(4)
DATAIN
TIMING WAVEFORM OF WRITE CYCLE NO.2 (
WEWE CONTROLLED TIMING)
t
WC
(3)
tWR
tOW
(6)
HIGH IMPEDANCE
tDW
tDH
DATAIN VALID
CSCS CONTROLLED TIMING)
(1,2,3,5)
(1,2,5)
tCHZ
(4)
(6)
3569 drw 07
tWC
ADDRESS
tAW
CS
tAS
tCW
tWR
WE
tDW
DATAIN
NOTES:
1.WE or CS must be HIGH during all address transitions.
2. A write occurs during the overlap of a LOW
3.OE is continuously HIGH. If during a WE controlled write cycle OE is LOW, t
off and data to be placed on the bus for the required t
minimum write pulse is as short as the specified t
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
6. Transition is measured ±200mV from steady state.
CS
and a LOW WE.
DW. If
WP.
OE
is HIGH during a WE controlled write cycle, this requirement does not apply and the
WP must be greater than or equal to tWHZ + tDW to allow the I/O drivers to turn
DATAIN VALID
tDH
3569 drw 08
6
IDT71028S70
CMOS STATIC RAM 1 MEG (256K x 4-BIT)COMMERCIAL TEMPERATURE RANGE
ORDERING INFORMATION
IDT
71028
Device
Type
S
PowerXXSpeedXXPackage
X
Process/
Temperature
Range
BlankCommercial (0°C to +70°C)
Y
70
400-mil Small Outline J-Bend (SO28-6)
Speed in nanoseconds
3569 drw 09
7
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.