Page 1
32-Channel Serial To Parallel Converter
With High Voltage Push-Pull Outputs
Ordering Information
Package Options
Device Recommended 44 J-Lead Dice in
Operating Quad Plastic Waffle Pack
V
max Chip Carrier Chip Carrier
PP
HV9308 80V HV9308PJ HV9308X
HV9408 80V HV9408PJ HV9408X
HV9308
HV9408
Features
❏ Processed with HVCMOS® technology
❏ Low power level shifting
❏ Shift register speed 8MHz
❏ Latched data outputs
❏ 5V CMOS compatible inputs
❏ Forward and reverse shifting options
❏ Diode to V
❏ 44-lead ceramic surface mount package
❏ Hi-Rel processing available
Absolute Maximum Ratings
Supply voltage, V
Supply voltage, V
Logic input levels
Ground current
Continuous total power dissipation
Operating temperature range -40°C to 85°C
Storage temperature range -65°C to +150°C
allows efficient power recovery
PP
2
DD
2
PP
2
3
4
1
-0.5V to +7V
-0.5V to +90V
-0.5 to VDD + 0.5V
1.5A
1200mW
General Description
The HV93 and HV94 are low voltage serial to high voltage parallel
converters with push-pull outputs. These devices have been
designed for use as drivers for AC-electroluminescent displays.
They can also be used in any application requiring multiple output
high voltage current sourcing and sinking capabilities such as
driving plasma panels, vacuum fluorescent, or large matrix LCD
displays.
These devices consist of a 32-bit shift register, 32 latches, and
control logic to enable outputs. HV
stage of the shift register through the Output Enable logic. Data is
shifted through the shift register on the low to high transition of the
clock. The HV94 shifts in the counterclockwise direction when
viewed from the top of the package and the HV93 shifts in the
clockwise direction. A data output buffer is provided for cascading
devices. This output reflects the current status of the last bit of the
shift register (32). Operation of the shift register is not affected by
the LE (latch enable) or the OE (output enable) inputs. Transfer
of data from the shift register to the latch occurs when the LE input
is high. The data in the latch is retained when LE is low.
1 is connected to the first
OUT
Lead temperature 1.6mm (1/16 inch) 260°C
from case for 10 seconds
Notes:
1. Device will survive (but operation may not be specified or guaranteed) at
these extremes.
2. All voltages are referenced to GND
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient derate linearly to maximum operating
temperature at 20mW/°C.
02/96/022
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
.
1
1
Page 2
HV9308/HV9408
Electrical Characteristics (V
= 60V, VDD = 5V, TA =25°C)
PP
DC Characteristics
Symbol Parameter Min Max Units Conditions
I
PP
I
DDQ
I
DD
VPP Supply Current 100 µAHV
IDD Supply Current (Quiescent) 100 µA All inputs = VDD or GND
IDD Supply Current (Operating) 15 mA VDD = VDD max,
outputs HIGH to LOW
OUT
f
= 8 MHz
CLK
VOH (Data) Shift Register Output Voltage VDD-0.5 V IO = -100µA
(Data) Shift Register Output Voltage 0.5 V IO = 100µA
V
OL
I
IH
I
IL
V
OC
V
OH
V
OL
Current Leakage, any input 1.0 µA Input = V
DD
Current Leakage, any input -1.0 µA Input = GND
HV
Output Clamp Diode Voltage -1.5 V IOC = -5mA
OUT
HV
Output when Sourcing 52 V IOH = -20mA, 0 to 70°C
OUT
HV
Output when Sinking 4.0 V IOL = 5mA, 0 to 70°C
OUT
AC Characteristics
Symbol Parameter Min Max Units Conditions
f
CLK
tWL or t
WH
t
SU
t
H
t
(Data) Data Output Delay after L to H CLK 110 ns CL = 15pF
DLH
t
(Data) Data Output Delay after H to L CLK 110 ns CL = 15pF
DHL
t
DLE
t
WLE
t
SLE
t
ON
t
OFF
Clock Frequency 8.0 MHz
Clock width, HIGH or LOW 62 ns
Setup time before CLK rises 25 ns
Hold time after CLK rises 10 ns
LE Delay after L to H CLK 50 ns
Width of LE Pulse 50 ns
LE Setup Time before L to H CLK 50 ns
Delay from LE to HV
Delay from LE to HV
, L to H 500 ns
OUT
, H to L 500 ns
OUT
Recommended Operating Conditions
Symbol Parameter Min Max Units
V
DD
V
PP
V
IH
V
IL
f
CLK
T
A
Notes:
Power-up sequence should be the following:
1. Connect ground.
2. Apply V
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V
Power-down sequence should be the reverse of the above.
The V
should not drop below VDD during operations.
PP
Logic Voltage Supply 4.5 5.5 V
High Voltage Supply 8.0 80 V
Input HIGH Voltage VDD-0.5 V
DD
Input LOW Voltage 0 0.5 V
Clock Frequency 0 8.0 MHz
Operating Free-Air Temperature Plastic -40 +85 °C
Ceramic -55 +125 °C
.
DD
.
PP
2
V
Page 3
Input and Output Equivalent Circuits
HV9308/HV9408
V
DD
Input
GND
Logic Inputs
Switching Waveforms
Clock
Data Out
50% 50% 50%
t
WL
V
GND
DD
t
SU
Logic Data Output
Data Valid50% 50%Data Input
V
PP
Data Out
GND
High Voltage Outputs
t
H
HV
OUT
V
IH
V
IL
V
IH
50%
V
t
WH
IL
V
OH
50%
V
t
DLH
t
50%
DHL
OL
V
OH
V
OL
Latch Enable
HV
OUT
w/ S/R LOW
HV
OUT
w/ S/R HIGH
V
IH
V
OL
V
OH
V
OL
V
OH
V
OL
t
DLE
50%
t
OFF
10%
t
ON
t
WLE
90%
10%
90%
50%
t
SLE
3
Page 4
Functional Block Diagram
Output Enable
Latch Enable
HV9308/HV9408
V
DD
Data Input
Clock
Data Out
32 bit
Static Shift
Register
32 Latches
HV
1
OUT
HV
2
OUT
•
•
•
32 Outputs Total
•
•
•
31
HV
OUT
32
HV
OUT
Function Tables
Data Input CLK* Data Output
HH
LL
XNo No Change
* = LOW-to-HIGH level transition
Data Input LE OE HV
XXLAll HV
XLHPrevious Latched Data
HHHH
LHHL
Output
OUT
OUT
= LOW
4
Page 5
Pin Configuration Package Outline
HV93
44 Pin J-Lead Package
39 38 37 36 35 34
HV9308/HV9408
33 32 31 30 29
Pin Function Pin Function
1HV
2HV
3HV
4HV
5HV
6HV
7HV
8HV
9HV
10 HV
11 HV
12 HV
13 HV
14 HV
15 HV
16 HV
17 HV
18 Data Out 40 HV
19 N/C 41 HV
20 N/C 42 HV
21 N/C 43 HV
22 Clock 44 HV
17 23 GND
OUT
16 24 V
OUT
15 25 V
OUT
14 26 Latch Enable
OUT
13 27 Data In
OUT
12 28 Output Enable
OUT
11 29 N/C
OUT
10 30 HV
OUT
931HV
OUT
832HV
OUT
733HV
OUT
634HV
OUT
535HV
OUT
436HV
OUT
337HV
OUT
238HV
OUT
139HV
OUT
PP
DD
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
40
41
42
43
44
1
2
3
4
5
6
7 8 9 10 11 12
44-pin J-Lead Package
28
27
26
25
24
23
22
21
20
19
18
13 14 15 16 17
top view
HV94
44 Pin J-Lead Package
Pin Function Pin Function
1HV
2HV
3HV
4HV
5HV
6HV
7HV
8HV
9HV
10 HV
11 HV
12 HV
13 HV
14 HV
15 HV
16 HV
17 HV
16 23 GND
OUT
17 24 V
OUT
18 25 V
OUT
19 26 Latch Enable
OUT
20 27 Data In
OUT
21 28 Output Enable
OUT
22 29 N/C
OUT
23 30 HV
OUT
24 31 HV
OUT
25 32 HV
OUT
26 33 HV
OUT
27 34 HV
OUT
28 35 HV
OUT
29 36 HV
OUT
30 37 HV
OUT
31 38 HV
OUT
32 39 HV
OUT
18 Data Out 40 HV
19 N/C 41 HV
20 N/C 42 HV
21 N/C 43 HV
22 Clock 44 HV
PP
DD
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUT
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
©2002 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.
02/06//02
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 • FAX: (408) 222-4895
5
www.supertex.com
Loading...