Standard temperature range for all parts is industrial (-40° to +85°C).
FeedbackMax
VoltageDuty Cycle
Features
❏10 to 120V input range
❏200V, 7.0Ω output MOSFET
❏Current-Mode Control
❏High Efficiency
❏Up to 1MHz Internal Oscillator
❏Internal Start-up Circuit
Applications
❏ DC/DC Converters
❏ Distributed Power Systems
❏ ISDN Equipment
❏ PBX Systems
❏ Modems
MOSFET SwitchPackage Options
BV
DSS
R
DS (ON)
14 Pin Plastic DIP 20 Pin Plastic PLCC
General Description
The Supertex HV9100 through HV9103 are a series of BiCMOS/
DMOS single-output, pulse width modulator ICs intended for use
in high-speed high-efficiency switchmode power supplies. They
provide all the functions necessary to implement a single-switch
current-mode PWM, in any topology, with a minimum of external
parts.
Utilization of Supertex proprietary BiCMOS/DMOS technology
results in a device with one tenth of the operating power of
conventional bipolar PWM ICs, which can operate at more than
twice their switching frequency. Dynamic range for regulation is
also increased, to approximately 8 times that of similar bipolar
parts. They start directly from any DC input voltage between 10
and 70VDC for the HV9100 or 10 to 120VDC for the HV9102 and
HV9103, requiring no external power resistor. The output stage
for the HV9100 is a 150V, 5.0 ohm MOSFET and for the HV9102
and HV9103 is a 200V, 7.0 ohm MOSFET. The clock frequency
is set with a single external resistor.
Accessory functions are included to permit fast remote shutdown
(latching or nonlatching), and undervoltage shutdown.
Absolute Maximum Ratings
+VIN, Input Voltage120V
V
DS
VDD, Logic Voltage15.0V
Input Voltage Logic, Linear, FB and Sense -0.3V to VDD+0.3V
ID (Peak)2.5A
Storage Temperature-65°C to 150°C
Power Dissipation, Plastic DIP750mW
Power Dissipation, PLCC1400mW
11/12/01
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
200V
For detailed circuit and application information, please refer
to application notes AN-H13 and AN-H21 to AN-H24.
1
Page 2
HV9100/HV9102/HV9103
Electrical Characteristics
(V
= 10V, +V
DD
Symbol ParametersMinTypMaxUnitConditions
Reference
= 48V, Discharge = -V
IN
= 0V, R
IN
= 390KΩ, R
BIAS
= 330KΩ,TA = 25°C, unless otherwise specified)
OSC
V
REF
Z
OUT
I
SHORT
∆V
Output VoltageHV9100/02/033.924.004.08VRL = 10MΩ
Output Impedance
Short Circuit Current100250µAV
Change in V
REF
Oscillator
f
MAX
f
OSC
Oscillator Frequency 1.0 3.0MHzR
Initial Accuracy
Voltage Stability 15%9.5V < V
Temperature Coefficient170ppm/°C
PWM
D
MAX
D
MIN
Maximum Duty CycleHV9100/0249.049.449.6%
DeadtimeHV9103100nsec
Minimum Duty Cycle0%
Minimum Pulse Width110175nsec
Before Pulse Drops Out
HV9102/033.864.004.14VIN = V
1
with Temperature 0.25mV/°C
REF
2
15 3045KΩ
80100120KHzR
160200240R
HV910399.099.499.6
1
, RL = 10MΩ
IN
= -55°C to 125°C
T
A
= -V
REF
OSC
OSC
OSC
IN
= 0Ω
= 330KΩ
= 150KΩ
< 13.5V
DD
Error Amplifier
V
FB
I
IN
V
OS
A
VOL
gbwUnity Gain Bandwidth
Z
OUT
I
SOURCE
I
SINK
PSRRPower Supply RejectionSee Fig. 1
Feedback VoltageHV9100/02/033.964.004.04VVFB Shorted to Comp
Input Bias Current25500nAV
Input Offset Voltagenulled at trimmVExcept 9101
Open Loop Voltage Gain
Output Impedance
1
1
1
60 80dB
1.0 1.3MHz
See Fig. 2Ω
Output Source Current-2.0-1.4mAV
Output Sink Current0.120.15mAV
Current Limit
V
SOURCE
t
d
Notes:
1. Guaranteed by design. Not subject to production test.
2. Stray capacitance on OSC In pin ≤5pF.
Threshold Voltage1.01.21.4VV
Delay to Output
1
150nsV
= 4.0V
FB
= 3.4V
FB
= 4.5V
FB
= 0V, RL = 100Ω
FB
= 1.5V, RL = 100Ω
SOURCE
2
Page 3
HV9100/HV9102/HV9103
Electrical Characteristics (Continued)
(V
= 10V, +V
DD
Symbol ParametersMinTypMaxUnitConditions
Pre-Regulator/Startup
= 48V, Discharge = -V
IN
= 0V, R
IN
= 390KΩ, R
BIAS
= 330KΩ,TA = 25°C, unless otherwise specified)
OSC
+V
IN
V
TH
V
LOCK
Supply
I
DD
I
BIAS
V
DD
Logic
t
SD
t
SW
t
RW
t
LW
V
IL
V
IH
I
IH
I
IL
Allowable Input VoltageHV910070VI
= 10µA
IN
HV9102/03120
Input Leakage Current10µAV
VDD Pre-regulator Turn-off7.88.69.4VI
> 9.4V
DD
PREREG
= 10µA
Threshold Voltage
Undervoltage Lockout7.08.18.9VRL = 100Ω from Drain to V
Supply Current0.601.0mA
0.55mAShutdown = -V
IN
Bias Current20µA
Operating Range9.013.5V
Shutdown Delay Time
Shutdown Pulse Width
RESET Pulse Width
Latching Pulse Width
1
1
1
1
50ns
50ns
25ns
50100nsV
SOURCE
= -V
IN
Input Low Voltage2.0V
Input High Voltage7.0V
Input High Current1.05.0µAVIN = 10V
Input Low Current-25-35µAVIN = 0V
DD
MOSFET Switch
BV
R
DS(ON)
I
DSS
C
DS
Note:
1. Guaranteed by design. Not subject to production test.
Breakdown VoltageHV9100150VV
DSS
HV9102/03200I
Drain-to-SourceHV91003.55.0ΩV
On-resistanceHV9102/037.0Ω
OFF State Drain Leakage Current10µAV
Drain Capacitance35pFV
Truth Table
ShutdownResetOutput
HHNormal Operation
HH → LNormal Operation, No Change
LHOff, Not Latched
LLOff, Latched
L → HLOff, Latched, No Change
= Shutdown = 0V,
SOURCE
= 100µA,
D
T
= -55°C to 125°C
A
= 0V, ID = 100mA
SOURCE
= Shutdown = 0V,
SOURCE
= 100V
V
DRAIN
= 25V, Shutdown = 0V
DS
3
Page 4
Switching Waveforms
1.5V
Source
Drain
Shutdown
Reset
V
DD
50%
0
t
d
0
V
DD
50%
0
V
DD
0
t
≤ 10ns
R
50%
HV9100/HV9102/HV9103
t
V
DD
Shutdown
50%
0
t
SD
V
Drain
DD
90%90%
0
t
SW
50%
t
LW
50%
t
RW
50%
≤ 10ns
F
, tF ≤ 10ns
t
R
Functional Block Diagram
COMPDischarge
Error
Amplifier
–
+
4V
To
Internal
Circuits
–
+
8.6V
V
BIAS
V
+V
REF
DD
IN
FB
14
(20)
10 (14)
REF
GEN
1 (2)
Current
Sources
6 (9)
2 (3)
Pre-regulator/Startup
13
(18)9(12)
2V
1.2V
8.1V
–
+
+
–
–
+
OSC
8
(11)
Current-mode
Comparator
C/L
Comparator
Undervoltage
Comparator
In
OSC
OSC
Out
(10)
R
S
7
TQ
9103
Q
V
DD
9100
9102
(5) 3
Drain
(8) 5
-V
IN
V
DD
S
Q
R
(7) 4
(16) 11
(17) 12
Source
Shutdown
Reset
Pin numbers in parentheses are for PLCC pacage.
4
Page 5
Typical Performance Curves
HV9100/HV9102/HV9103
Fig. 1
Fig. 2
PSRR – Error Amplifier and Reference
0
-10
-20
-30
-40
(dB)(Ω)
-50
-60
-70
-80
10Hz100Hz10KHz1MHz
100KHz1KHz
Error Amplifier Output Impedance (Z0)
6
10
5
10
4
10
3
10
2
10
10
Fig. 3
Fig. 4
OUT
f (Hz)
80
70
60
50
40
30
Open Loop Gain/Phase
Gain (dB)
20
10
0
-10
100Hz1KHz10KHz
Output Switching Frequency
1M
100k
vs. Oscillator Resistance
HV9100, 9101, 9102
Error Amplifier
100KHz1MHz
Frequency
HV9103
180°
120°
60°
-60°
-120°
-180°
0°
Phase
1.0
0.1
.01
100Hz1KHz10KHz
Test Circuits
+10V
(V
)
DD
(FB)
Reference
GND
(–V
)
IN
0.1µF
100KHz
Error Amp Z
1.0V swept 100Hz – 2.2MHz
–
+
OUT
V
1
1MHz
Tektronix
P6021
(1 turn
secondary)
10MHz
V
2
60.4K
40.2K
10k
10k
0.1V swept 10Hz – 1MHz
10.0V
4.00V
100K1%
Reference
R
0.1µF
100 k
OSC
PSRR
+
(Ω)
–
100K1%
1M
V
1
V
2
NOTE: Set Feedback Voltage so that
V
COMP
= V
± 1mV before connecting transformer
DIVIDE
5
Page 6
Technical Description
HV9100/HV9102/HV9103
Preregulator
The preregulator/startup circuit for the HV910x consists of a highvoltage N-channel depletion-mode DMOS transistor driven by an
error amplifier to form a controlled current path between the V
terminal and the VDD terminal. Maximum current (about 20 mA)
occurs when V
shuts off altogether when V
and 9.4V, so that if V
= 0, with current reducing as VDD rises. This path
DD
DD
rises to somewhere between 7.8
DD
is held at 10 or 12V by an external source
(generally the supply the chip is controlling) no current other than
leakage is drawn through the high voltage transistor. This minimizes dissipation.
An external capacitor between VDD and VSS is generally required
to store energy used by the chip during the time between shutoff
of the high voltage path and the V
supply’s output rising enough
DD
to take over the powering of the chip. This capacitor generally also
serves as the output filter capacitor for that output from the supply.
1µF is generally sufficient to assure against double-starting.
Capacitors as small as 0.1µF can work when faster response from
the V
line is required. Whatever capacitor is chosen should
DD
have very good high frequency characteristics. Stacked polyester
or ceramic capacitors work well. Electrolytic capacitors are generally not suitable.
A common resistor divider string is used to monitor VDD for both
the undervoltage lockout circuit and the shutoff circuit of the high
voltage FET. Setting the undervoltage sense point about 0.6V
lower on the string than the FET shutoff point guarantees that the
undervoltage lockout always releases before the FET shuts off.
Bias Circuit
An external bias resistor, connected between the bias pin and V
is required to set currents in a series of current mirrors used by the
analog sections of the chip. Nominal external bias current requirement is 15 to 20µA, which can be set by a 390KΩ to 510KΩ
resistor if a 10V V
is used. A precision resistor is NOT required; ± 5% is fine.
V
DD
is used, or a 510KΩ to 680KΩ resistor if a 12V
DD
For extremely low power operation, the value of bias current can
be reduced to as low as 5µA by further increases in the value of
the bias resistor. This will reduce quiescent current by about a
third, reduce bandwidth of the error amp by about half, and slow
the current sense comparator by about 30%.
SS
Clock Oscillator
The clock oscillator of the HV910x consists of a ring of CMOS
inverters, timing capacitors, a capacitor discharge FET, and, in
the 50% maximum duty cycle versions, a frequency dividing flipflop. A single external resistor between the OSC In and OSC Out
pins is required to set oscillator frequency (see Fig. 4). For the
50% maximum duty cycle versions the ‘Discharge’ pin is internally
connected to GND. For the 99% duty cycle version, ‘Discharge’
can either be connected to V
through a resistor used to set a deadtime.
One difference exists between the Supertex HV910x and competitive parts. The oscillator of the HV910x is shut off when a
shutoff command is received. This saves about 150µA of quiescent current, which aids in situations where an absolute minimum
of quiescent power dissipation is required.
directly or connected to V
SS
SS
Reference
The reference consists of a stable bandgap reference followed by
a buffer amplifier which scales the voltage up to approximately
IN
4.0V. The scaling resistors of the reference buffer amplifier are
trimmed during manufacture so that the output of the error
amplifier when connected in a gain of -1 configuration is as close
to 4.000V as possible. This nulls out any input offset of the error
amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4V, the feedback
voltage required for proper regulation will be 4V.
A resistor of approximately 50KΩ is placed internally between the
output of the reference buffer amplifier and the circuitry it feeds
(reference output pin and NON-INVERTING input to the error
amplifier). This allows overriding the internal reference with a lowimpedance voltage source ≤6V. Using an external reference
reinstates the input offset voltage of the error amplifier, and its
effect of the exact value of feedback voltage required. In general,
because the reference voltage of the Supertex HV910x is not
noisy, as some previous devices have been, overriding the
reference should seldom be necessary.
Because the reference is a high impedance node, and usually
there will be significant electrical noise near it, a bypass capacitor
between the reference pin and V
is strongly recommended. The
SS
reference buffer amplifier is intentionally compensated to be
stable with a capacitive load of 0.01 to 0.1µF.
Error Amplifier
The error amplifier is a true low-power differential input operational amplifier intended for around-the-amplifier compensation.
It is of mixed CMOS-bipolar construction: a PMOS input stage is
used so the common-mode range includes ground and the input
impedance is very high. This is followed by bipolar gain stages
which provide high gain without the electrical noise of all-MOS
amplifiers. The amplifier is unity-gain stable.
Current Sense Comparators
The HV910x uses a true dual comparator system with independent comparators for modulation and current limiting. This allows
the designer greater latitude in compensation design, as there are
no clamps (except ESD protection) on the compensation pin. Like
the error amplifier, the comparators are of low-noise BiCMOS
construction.
Remote Shutdown
The shutdown and reset pins can be used to perform either
latching or non-latching shutdown of a converter as required.
These pins have internal current source pull-ups so they can be
driven from open-drain logic. When not used, they should be left
open, or connected to V
DD
.
Main Switch
The main switch is a normal N-channel power MOSFET. Unlike
the situation with competitive devices, the body diode can be used
if desired without destroying the chip.